

Development of a Beam-based Phase Feedforward Demonstration at the CLIC Test Facility (CTF3).

Jack Roberts
New College, Oxford

Thesis submitted in fulfilment of the requirements for the degree of Doctor
of Philosophy at the University of Oxford

Trinity Term, 2016

Abstract

The Compact Linear Collider (CLIC) is a proposal for a future linear electron–positron collider that could achieve collision energies of up to 3 TeV. In the CLIC concept the main high energy beam is accelerated using RF power extracted from a high intensity drive beam, achieving an accelerating gradient of 100 MV/m. This scheme places strict tolerances on the drive beam phase stability, which must be better than 0.2° at 12 GHz. To achieve the required phase stability CLIC proposes a high bandwidth (>17.5 MHz), low latency drive beam “phase feedforward” (PFF) system. In this system electromagnetic kickers, powered by 500 kW amplifiers, are installed in a chicane and used to correct the phase by deflecting the beam on to longer or shorter trajectories. A prototype PFF system has been installed at the CLIC Test Facility CTF3, the design, operation and commissioning of which is the focus of this work.

Two kickers have been installed in a pre-existing chicane at CTF3 for the prototype. New optics have been created for the line to take these changes in to account, incorporating new constraints to obtain the desired phase shifting behaviour. Three new phase monitors have also been installed, one for the PFF input and two to verify the system performance. To achieve a 0.2° correction a phase monitor resolution below 0.14° is required. A point by point resolution sampled at 192 MHz below 0.13° has been achieved after a series of measurements and improvements to the phase monitor electronics.

The performance of the PFF system depends on the correlation between the PFF input phase and the beam phase after the correction chicane. Preliminary measurements found only 40% correlation. The source of the low correlation was determined to be energy dependent phase jitter, which has been removed by further optics adjustments. A final correlation of 93% was achieved, improving the theoretical reduction in jitter using the PFF system from a factor 1.1 to a factor 2.7.

The performance and commissioning of the kicker amplifiers and PFF controller are also discussed. Beam based measurements are used to determine the optimal correction timing. With a maximum output of around 650 V the amplifiers facilitate a correction range of $\pm 5.5 \pm 0.3^\circ$. Finally, results from operation of the complete system are presented. A mean phase jitter of $0.28 \pm 0.02^\circ$ is achieved, in agreement with the theoretical prediction of $0.27 \pm 0.02^\circ$ for an optimal system in the given beam conditions. Current limitations of and possible future improvements to the PFF setup are also discussed.

Acknowledgements

Acknowledgements.

Contents

1	Setup and Commissioning of the PFF System	1
1.1	Feedforward Controller (FONT5a Board)	1
1.1.1	Implementation of PFF Correction	5
1.1.2	ADC Droop Correction	10
1.1.3	Gain Calculation	13
1.1.4	Effect of Using Small Angle Approximation	16
1.2	Amplifier	18
1.2.1	Design	18
1.2.2	Linearity	19
1.2.3	Shape	23
1.3	Data Acquisition	27
1.3.1	Acquisition Tools	27
1.3.2	Monitoring Tools	27
1.4	Kicker and Optics Performance Verification	27
1.4.1	Correction Range	27
1.4.2	Correction Shape	31
1.4.3	Orbit Closure	33
1.5	Correction Output Timing	35
1.5.1	Kicker Cable Lengths	36
1.5.2	Absolute Timing	39
1.5.3	Relative Kicker Timing	44
	Bibliography	49

Glossary

ADC Analogue to Digital Converter.

BPM Beam Position Monitor.

CLEX CLIC Experimental Area at CTF3.

CLIC Compact Linear Collider.

DAC Digital to Analogue Converter.

DAQ Data Acquisition system, usually referring to the LabVIEW application used to control the FONT5a board.

Downstream Phase Phase measured by Mon 3 in the TBL line, after the correction chicane.

FONT5a Board Digital PFF controller, provided by Oxford University.

CT Line Beam line connecting the linac and TL1 at CTF3.

CTF3 CLIC Test Facility 3.

Jitter Standard deviation.

PFF Phase Feedforward.

TBL Test Beam Line at CTF3 in CLEX. Where the downstream phase monitor is installed.

TL1 Transfer line between the delay loop exit and the combiner ring entrance at CTF3.

TL2 Transfer line between the combiner ring exit and CLEX at CTF3. Contains the PFF correction chicane.

Upstream Phase Phase measured by either Mon 1 or Mon 2 in the CT line. Used as the PFF input.

ϕ_u , ϕ_1 **or** ϕ_2 Upstream phase (measured in either Mon 1 or Mon 2).

ϕ_d **or** ϕ_3 Downstream phase.

σ_u Upstream phase jitter.

σ_d Downstream phase jitter.

ρ_{ud} Correlation between the upstream and downstream phase.

ρ_{up} Correlation between the upstream phase and the beam energy.

ρ_{dp} Correlation between the downstream phase and the beam energy.

R_{56} First order transfer matrix coefficient describing the dependence of the phase on the beam energy.

T_{566} Transfer matrix coefficient describing the second order dependence of the phase on the beam energy.

Chapter 1

Setup and Commissioning of the PFF System

The function of the phase monitor electronics has already been introduced in Chapter ???. This chapter discusses the design, setup and performance of the remaining PFF hardware — the FONT5a board and the kicker amplifiers. The second part of the chapter then presents remaining measurements that had to be taken to commission the PFF system, such as setting up the correction timing and verifying the ability to shift the phase in the TL2 chicane using the kickers and PFF optics.

Figure 1.1 shows the complete PFF electronics setup in the klystron gallery, consisting of three racks. The cables from the phase monitors and kickers in the accelerator hall on the floor below enter the rack from behind. They are connected to the patch panels at the lower left side of the figure, for the phase monitors, and below the amplifier in the middle rack, for the kickers. Signals are then directed from the patch panels to the relevant pieces of hardware in the PFF chain.

1.1 Feedforward Controller (FONT5a Board)

This section describes the design, firmware and operational aspects of the FONT5a board, which acts as the PFF controller. Its role is to digitise the signals from the upstream phase monitor (usually Mon 1), process them and calculate the appropriate voltage with which to drive the kicker amplifiers in order to correct the phase downstream. In addition it must ensure the timing of the correction output is such that the drive output from the amplifiers reaches the kickers precisely in time with the beam.

The FONT5a board is a custom built digital board designed and constructed at Oxford University (John Adams Institute) [25]. More details of the design of the board and the internal components can be found in [74]. At the heart of the FONT5a board is a Xilinx Virtex-5 field programmable gate array (FPGA) [76], an integrated circuit with customisable logic that the user can program as desired for his or her application. The same hardware can therefore be used for multiple applications, with different firmware loaded on to the FPGA

1.1 Feedforward Controller (FONT5a Board)

2




Figure 1.1: The PFF system electronics racks. Each major component of the system is labelled, including the phase monitor electronics, FONT5a board and kicker amplifier.

to take in to account the different signal processing required for the input and output signals in each case. As well as the PFF system, the FONT5a board is also used for tests of an interaction point position feedback for ILC/CLIC, for example [75].

An annotated picture of the FONT5a board front panel is shown in Figure 1.2. Apart from the FPGA (inside the board and therefore not seen in the figure) the main components of the FONT5a board are nine analogue to digital converters (ADCs) and four digital to analogue converters (DACs). In addition there is a serial RS232 port used to communicate with a LabVIEW data acquisition and control system (DAQ), a JTAG connector used to program the FPGA and its non-volatile configuration PROMs, and several other inputs and outputs mostly used for the timing and triggering of the board.

The outputs from the phase monitor electronics, mixer and diode signals, are connected to the ADC inputs on the FONT5a board. Usually only the Mon 1 outputs are connected to the FONT5a board, with the diode on ADC 1 and the mixer on ADC 2, although the signals from additional monitors can be connected if needed. The ADCs are 14-bit resolution with an input range of ± 0.5 V. Due to the expected noise on the ADCs the least significant bit is discarded and only the most significant 13 bits are processed by the FPGA [77]. The processed ADC outputs therefore have a range of 8192 values, or between -4096 and $+4095$ “counts”, with each count corresponding to 0.12 mV. More details on the digitisation of the phase monitor signals were given in Section ??.

Each ADC output can have a non-zero mean voltage in its baseline noise. To be able to remove these intrinsic voltage offsets each analogue input is combined with the output from a DAC, labelled “trim DACs” (separate from the DACs used as the PFF correction outputs). By varying the trim DAC voltages it can be ensured that the baseline output of each ADC is 0 V, so that its full ± 0.5 V range can be used for the signal of interest.

For the PFF system the ADCs and timing-critical logic are usually clocked at 357 MHz, generated by an external clock generator [78] and connected to the “FST CLK” input, a dedicated input with a fast comparator, on the FONT5a board. This clock can be in the range between 200 and 400 MHz, with 357 MHz chosen as a convenient frequency at the upper end of this range where the boards had previously been tested extensively for other applications. The start of the ADC sampling window is determined by an external 0.8 Hz trigger derived from the CTF3 timing and therefore locked to the beam. The trigger is connected to the “DIG IN B” input on the board, and arrives 17 μ s before the beam to take in to account the ADC warmup time.

After being processed on the FPGA the calculated correction outputs are sent to the DAC outputs, which are 14-bit with an output range of ± 1 V (20 mA full swing in to 50Ω). The DAC outputs are then amplified so that the final DAC 1 and DAC 2 output range of the FONT5a board is ± 2 V, matching the required range for the input of the PFF kicker amplifiers. Only DAC 1 and DAC 2 are used for the PFF system, the other two DACs are unused. In addition the FONT5a board generates the trigger for the amplifier, which is sent from the “AUX OUT A” output and must arrive at the amplifier 1.5 μ s before the DAC output signals.

The FONT5a board is controlled using a LabVIEW control and data acquisition system




Figure 1.2: Front panel of the FONT5a board. All the connectors relevant to PFF operation are highlighted, the remaining connectors are not used at CTF3. All connectors are BNC apart from the power connector, RS232 serial port used to communicate with the LabVIEW data acquisition system (DAQ) and the JTAG connection used to program the firmware on the FPGA. The use of the ADCs, DACs and timing (trigger and clock) connections is summarised in Figure 1.4.

1.1 Feedforward Controller (FONT5a Board)

5



Figure 1.3: Screenshot of the LabVIEW DAQ used to control the FONT5a board when setting up the PFF system. The right panel shows plots of the current ADC and DAC outputs. Parameters for the correction can be changed in the left panel. The Mon 1 diode output is seen on ADC 1, and the mixer on ADC 2.

(DAQ) documented in [74], with communication between the board and the DAQ via the serial RS232 port. The implementation of data transfer and setting controls over the RS232 link is documented in [?]. An example screenshot from the DAQ is shown in Figure 1.3. It provides functionality to change all the setup parameters in the FONT5a firmware for the PFF system setup, view the real-time ADC and DAC data, and to save the data, control values and status readbacks to file. However, as the FONT5a board and DAQ currently run as a standalone system at CTF3, PFF data has, so far, been saved via the CERN control system and SiS digitisers where data from other devices, such as BPMs, can be saved in sync with the phase monitor signals (Section ??). The DAQ runs on a Windows PC alongside the racks used for the phase monitor electronics, FONT5a board and amplifier. The PC can be connected to remotely to allow the FONT5a board to be controlled in the CTF3 control room.

1.1.1 Implementation of PFF Correction

The diagram in Figure 1.4 shows all the connections to and from the FONT5a board that were introduced in the previous section, from the phase monitor and timing inputs on the left side of the diagram to the outputs for the amplifier and DAQ on the right side of the figure. The central portion of the figure shows a simplified version of how the FONT5a firmware calculates and applies the PFF correction. All the parameters shown in the figure, and several others not shown in the diagram but described later in this section, must be appropriately set (via the DAQ) for correct operation of the PFF system.

The basic logic of the firmware is as follows. The ADC timing, sampling rate and start time, are determined by the input trigger and external 357 MHz clock. During the set

sampling window the ADC outputs are processed, adding channel offsets and applying filters. The processed ADC 2 (Mixer) output is then split in to two, to create the two parallel strands that become the DAC 1 and DAC 2 outputs. Note that as the Mixer is used directly (rather than $\arcsin(\text{Mixer})$) this uses the small angle approximation. The effect of this is discussed in Section 1.1.4. If the diode (ADC 1) is being used in the calculation the ADC 2 output is also multiplied by $1/\sqrt{\text{ADC 1}}$, with values taken from a lookup table rather than being calculated directly to reduce the number of clock cycles needed for the calculation [79]. Prior to being sent to the DACs the two output strands are multiplied by set gain factors and then can be delayed by a set amount of time. The two calculated DAC outputs are connected to the amplifier drive inputs, where they are amplified and eventually output to the kickers to deflect the beam and correct the phase. The overall latency of the FONT5a board, from the arrival of the signal at the ADCs to the output of the calculated correction at the DACs, is around 22 clock cycles (at 357 MHz) or 60 ns [26].

All the parameters and controls that must be adjusted during the PFF system setup, and their respective values where relevant, are listed below for reference. These are only introduced in brief here, but parameters that are either non-trivial to derive or are critical for the PFF performance are described in more detail in later sections and chapters as indicated. The values given are in the units as they are set in the DAQ and firmware, with each parameter expressed by up to a 14 bit number, and the size of each control chosen to give a reasonable degree of flexibility around the expected set point.

Input Timing

The following parameters must be adjusted in order to set the properties of the ADC sampling as desired:

Trig in delay: The Trig in delay allows the start of the ADC sampling window to be delayed with respect to the arrival of the external trigger. The timing of the trigger and correction outputs to the amplifier (Trig out delay and K1/K2 delay) are relative to this delay, therefore changing the Trig in delay value does not effect the synchronisation of the correction output with the beam. The only requirement is to ensure that the full acquired upstream phase monitor signals arrive within the sampling window, and that the trigger arrives early enough to account for the $10 \mu\text{s}$ warmup time of the ADCs [67]. The trigger is set to arrive $17 \mu\text{s}$ before the beam, so a trig in delay of around 2500 clock cycles of 357 MHz, or $7 \mu\text{s}$, is used to define the time at which the ADCs are turned on (with them then ready $10 \mu\text{s}$ later when the beam arrives).

Enabled channels: The FONT5a board has 9 ADCs but only two are usually needed for the PFF system (for the mixer and diode of Mon 1 connected to ADC1 and ADC2, with the other two monitors normally connected to the SiS digitisers, see Section ??). The FONT5a board can transmit a full data payload (including all 9 ADC channels) over the RS232 port at a rate of up to 460.8 kbps [67]. However, the serial port on the PC is limited to 115.2 kbps and extra hardware would therefore be needed to process this data stream. The unused ADC channels can be disabled instead, so that their data is not transmitted and the data transfer rate is within the limitations of the PC.

1.1 Feedforward Controller (FONT5a Board)




Figure 1.4: Schematic of connections to and outputs from the FONT5a board, as well as the PFF calculation in firmware in the case where the diode is used. If the diode is not used the ADC1 input is not required.

No. samples: The length of the ADC sampling window, in number of samples, can also be varied up to 1024. Typically 900 samples are used, covering a time window of $2.5 \mu\text{s}$ with the 357 MHz clock. If the signal from more than two ADCs is needed the number of samples can be reduced to avoid hitting the baud rate limit of the RS232 port on the PC, the only requirement is that the time window is long enough to encompass the full $1.1 \mu\text{s}$ beam pulse length.

ADC Signal Processing

The following parameters must be correctly set in order to remove offsets and droop in the ADC outputs:

Trim DACs: As mentioned in Section 1.1 the FONT5a board includes trim DACs in order to remove intrinsic voltage offsets in the output of each ADC. The trim DAC output is added to the ADC inputs, and each trim DAC value must be set correctly in the DAQ. For ADC1 (Diode) and ADC2 (Mixer) the Trim DAC values are typically around 1650 and 1400 counts, corresponding to 8 mV and 7 mV [74], respectively.

Filter Weights: Infinite Impulse Response (IIR) filters are implemented in the FONT5a firmware in order to remove droop in the ADC response caused by AC-coupling from their input transformers (see Section 1.1.2). The filter weights for each ADC can be adjusted in the DAQ. Representative values are 50 for ADC1 (Diode) and 56 for ADC2 (Mixer).

Channel Offset: To maximise the effect of the PFF system it is necessary to zero the mean upstream mixer (ADC2) output in the region of the pulse where the correction is desired (the start and end of the pulse can not be fully corrected due to the large phase sag, so the central portion is usually used). Ideally this should be adjusted by varying the Mon1 phase shifter, but this can not be done remotely so the channel offset on the FONT5a board can be used instead to make small adjustments from the control room. The channel offset adds a static offset in counts to the ADC2 output, allowing the mixer output to be zeroed at any point along the pulse. The consequences of using a non-optimal Channel Offset are discussed in Section ???. For large phase offsets giving close to maximum mixer output the phase monitor resolution is degraded (Section ???) and the small angle approximation used in the FONT5a phase reconstruction (Section 1.1.4) becomes invalid, in which case the phase shifter should still be used to zero the phase.

Output Mode

The following parameters control the nature of the DAC output signals:

Feedforward enable: The DAC output can be enabled or disabled, as required.

Interleaved mode: With interleaved mode enabled the DAC outputs from the FONT5a board are only sent for half of the triggers, for example being applied to all the odd pulses but not sent for all the even pulses. This is useful for interpreting the PFF results, as well as being used for many of the other tests presented in this thesis, as it allows a comparison

between beam conditions with and without an applied kick at the same time. In this case the effects of any slow drifts should be equivalent in both the kicked and non-kicked data, thus any differences between the two should be a real effect of the PFF system. Data with the DAC output disabled can also be used to simulate the expected effect of the PFF system in those conditions. All the PFF results in Chapter ?? use interleaved data.

DAC Output Mode: The DAC output to the amplifier can be sent in two modes — Sample-by-sample or Constant DAC. In Sample-by-sample mode the DAC output is as needed for the PFF system, being shaped along the pulse by the measured phase multiplied by the set gain as shown in Figure 1.4. In Constant DAC output mode a fixed DAC output between $-4096 / +4095$ counts is applied, with 4095 counts corresponding to 2 V. This can either be applied across the full length of the ADC sampling window or for a shorter time with an applied gate (see Output Timing). The majority of the results presented in the remainder of this chapter use constant DAC outputs for verification of the amplifier, optics, correction range and correction timing.

Gain: In sample-by-sample mode the PFF gain can also be set independently for each correction output, with each being a 14-bit value (between -8192 and $+8191$). The conversion between the gain in the units set in the DAQ and the actual applied gain is derived in Section 1.1.1. A gain of approximately 624 set in the DAQ represents a physical system gain of unity, for which an upstream phase offset of +1 degree results in a downstream phase correction of -1 degrees.

Diode Mode: The FONT5a firmware provides three modes for the treatment of the diode signal on ADC1 — normalisation, gating and unused. With diode normalisation enabled the PFF system reconstructs the phase as originally envisaged using Mixer/sqrt(Diode). Due to the issues with the phase monitor diodes as discussed in Chapter ?? the option to not include the diode in the PFF calculation and only include the mixer was later added, which is now the nominal setup. Rather than leaving the diode completely unused, it is usually used to gate the correction output (see below).

Overflow Mode: The PFF correction output can behave in three ways in the case where the calculated output is outside the maximum range of $-4096 / +4095$ DAC counts. In the first iteration of the PFF firmware the calculated correction output would overflow, causing sign flips in the output in the regions where the correction range was exceeded [67]. This behaviour can still be applied in the current firmware if desired. However, in normal operation the output is set to Saturate, so that the maximum DAC value of $-4096 / +4095$ counts, or $\pm 2V$ at the amplifier, is given when the calculated output is out of range. A final option to provide no output at samples where the calculated output is outside $-4096 / +4095$ DAC counts, is also provided for test and setup purposes.

Output Timing

The following parameters control the timing of the DAC output signals:

Trig out enable: The trigger sent to the amplifier can be enabled or disabled as required. Clearly the trigger must be enabled for any correction output to have an effect on the beam

(the PFF correction output can be turned on with the amplifier trigger disabled for testing purposes).

Trig out delay: The timing of the trigger sent to the amplifier can be delayed with respect to the start of the ADC sampling window. This must be adjusted so that the arrival of the $1.1 \mu\text{s}$ beam pulse at the kickers is aligned with the $1.4 \mu\text{s}$ time during which the amplifier is powered and the correction output can be applied [80]. The trig out delay can be varied between 0 and 127, where each unit corresponds to 26 clock cycles or around 70 ns [67]. With a trig out delay of zero the trigger is output when the ADCs turn on, or around $10 \mu\text{s}$ before the beam (see Input Timing above). The trigger to the amplifier must arrive around $1.5 \mu\text{s}$ before the beam, so a trig out delay of 110 is typically used. The precise timing of the phase correction output with respect to the beam is set by the K1 and K2 delays below.

K1, K2 delay: The K1 and K2 delay are used to fine tune the timing of the two correction outputs (DAC1/K1 for the first kicker and DAC2/K2 for the second kicker), and can be varied by up to 32 ADC clock cycles, or 86 ns with a 357 MHz clock. The optimal delays are 7 clock cycles for K1 and 7–8 clock cycles for K2. The importance of the correction timing and derivation of these values is presented in Section 1.5.

Gate enable: The correction output can be restricted to a certain sample range by applying a “gate”. The gate can be defined either as a custom sample range picked by the user or by the presence of the diode signal (ADC1) above a pre-determined threshold (set to 500 ADC counts). Diode gating is typically used so that no output is sent to the amplifier outside the time of the beam pulse. Using a custom sample range has been useful for early PFF tests and to apply a constant kick along only part of the beam pulse (this is used in Section 1.5.3, for example).

1.1.2 ADC Droop Correction

The FONT5a (and previous FONT5) boards were originally designed and operated extensively on very short (delta-function like) pulsed signals. During the first tests of the FONT5 board at CTF3, where the beam pulse length is up to $1.2 \mu\text{s}$, it was immediately apparent that there was a large droop in the measured phase monitor diode outputs using the FONT ADCs. An example of this, taken from the FONT5a board, is shown in Figure 1.5, remembering that as the diodes are highly saturated the response should be close to a perfect square wave. The measured diode output droops by 200 counts (approximately 15%) across the pulse length, with this difference also visible as an offset in the baseline after the pulse.

The droop emerges as a result of the use of AC coupling on the ADC input transformers for electrical isolation. This results in the low frequency (or DC like) components, with $dV/dt \sim 0$ (V being voltage and t time), of the input signal being blocked [81]. In particular for the diode channel the output is increasingly well described by a DC signal on the flat top as you move away from the leading edge of the pulse, with the capacitor causing droop in the response as a result. There is also a small effect on the mixer output, as will be seen later.




Figure 1.5: Diode output on the FONT5a board with the IIR filter off (blue) and on (red).

In the simplest case the droop should be well described by an exponential decay of the form $A \exp(-t/\tau)$, where t is the time or sample number along the pulse and τ is the decay time constant. For the FONT5 board this only gave a rough approximation of the true droop characteristics due to non-linear properties of the input transformers. On the updated FONT5a board the transformers were changed to both reduce the magnitude of the droop and give closer to the expected exponential decay [80]. Figure 1.6 shows an exponential fit to the Mon1 diode output as seen on the FONT5a board (ADC1). Apart from a small deviation at the beginning of the pulse the agreement is excellent, with residuals to the fit of only up to 2 counts compared to a signal magnitude of 1250 counts. For ADC1 the fitted decay time constant is $\tau = 838 \pm 16$ samples, or $2.35 \pm 0.05 \mu\text{s}$. Each ADC on the FONT5a board has slightly different droop characteristics, with the decay time constant for ADC2 being 938 ± 18 samples, or $2.62 \pm 0.05 \mu\text{s}$, for example (calculated with the diode moved on to ADC2).

In the case where the diode is used in the phase reconstruction as originally envisaged the ADC droop would propagate in to the applied correction and create an output to the amplifier that increases with time with respect to the ideal value (as the Mixer is divided by $\text{sqrt}(\text{Diode})$). The effect on the correction is much smaller without diode normalisation but it still slightly distorts the measured Mixer input to ADC2. Therefore, a digital Infinite Impulse Response (IIR) filter has been implemented in the FONT5a board firmware to remove the exponential droop in the ADC outputs [26]. This works by recursively adding the expected droop to the ADC output based on the known decay constants, so that:

$$y(t) = x(t) + \frac{1}{\tau} \sum_{i=1}^t x(i-1) \quad (1.1)$$




Figure 1.6: Exponential fit (red) to droop on the measured diode output (blue).




Figure 1.7: Residuals between the measured diode output and the exponential fit to the droop shown in Figure 1.6.

ADC	Decay Constant	Filter Weight
1 (Mon 1 Diode)	$2.35 \pm 0.05 \mu\text{s}$	50
2 (Mon 1 Mixer)	$2.62 \pm 0.05 \mu\text{s}$	56
3	$2.36 \pm 0.05 \mu\text{s}$	50
4	$2.50 \pm 0.05 \mu\text{s}$	53
5	$2.11 \pm 0.04 \mu\text{s}$	45
6	$2.40 \pm 0.05 \mu\text{s}$	51
7	$2.24 \pm 0.05 \mu\text{s}$	48
8	$2.59 \pm 0.06 \mu\text{s}$	55
9	$2.30 \pm 0.04 \mu\text{s}$	49

Table 1.1: Fitted decay constants for the FONT5a board ADCs and the appropriate IIR filter weights to apply in the DAQ.

Here $y(t)$ is the filtered ADC output at sample t , $x(t)$ is the original unfiltered output at sample t , and τ is the decay time constant. Rather than being hard-coded in the firmware the applied decay constant in the filter for each ADC is calculated using a 7-bit $-64/+63$ filter weight (set in the DAQ), which is then divided by a common division factor to get the real applied value of $1/\tau$ [67]. The optimal filter weights for each ADC in the FONT5a board currently used for PFF operation are shown in Table 1.1, these can be converted in to the true decay constant values using the fitted values for ADC1 and ADC2 quoted above.

With the IIR filters enabled on the FONT5a board the droop on the diode (ADC1) is almost perfectly removed as shown in Figures 1.5 and 1.8, although in the zoomed-in Figure 1.8 some slight deviation from flat is visible due to the residuals around the exponential fit seen previously. The effect on the reconstructed phase using only the mixer (ADC2) is shown in Figure 1.9, with a modest adjustment to the overall shape that is most visible at the start and end of the pulse.

1.1.3 Gain Calculation

As shown in Section ?? the effect of the PFF system can be modelled by simply subtracting the measured upstream phase, ϕ_u , from the downstream phase, ϕ_d with a gain factor, g :

$$\phi_{PFF} = \phi_d - g\phi_u \quad (1.2)$$

Here ϕ_{PFF} is the corrected downstream phase. The gain set in the FONT5a DAQ is not directly a multiplication factor in terms of the phase, but rather a multiplication in terms of DAC counts and other constants. How the set gain on the FONT5a board relates to the true gain g is derived in this section.

In the case where diode normalisation is not used, which is the nominal setup, the DAC outputs when the PFF system is enabled are given by:

$$\begin{aligned} \text{DAC1} &= \frac{F1}{64} \text{ADC2} \\ \text{DAC2} &= \frac{F2}{64} \text{ADC2} \end{aligned} \quad (1.3)$$




Figure 1.8: Measured diode output on the FONT5a board with the IIR filter off (blue) and on (red). Zoomed in to show deviations from the ideal square wave that are not visible in Figure 1.5.




Figure 1.9: Measured phase on the FONT5a board with the IIR filter off (blue) and on (red).

Here DAC1 and DAC2 are the two DAC outputs, in DAC counts, F1 and F2 are the respective gains for each DAC output set in the DAQ, and ADC2 is the Mon1 mixer signal level in ADC counts, which is connected to ADC2 for normal PFF operation. The whole calculation uses 16-bit architecture, with the 3 sub-integer bits discarded when sent to the 13-bit DACs [67]. The FONT gains F1 and F2 are 14-bit (-8192 to $+8191$) and the common division factor of $1/64$ is set by several parameters fixed in the FONT5a firmware [67]. Typically $F_2 = -F_1$, so that the beam is deflected in opposite directions in each kicker to achieve orbit closure in the chicane. With a maximum gain of 8192 an ADC2 input of 1 ADC count gives an output of 128 DAC counts. If diode normalisation is enabled the expressions above are multiplied by $1/\sqrt{\text{ADC}1}$ (with the Mon1 diode signal connected to ADC1 in normal operation) and different scale factors are used [67].

To determine the optimal values for F1 and F2 given the current beam conditions it is important to know how they translate in to the real applied gain g from Equation 1.2. The real gain g is related to the DAC outputs derived above by:

$$g\phi_u = k\text{DAC} \quad (1.4)$$

Here k is the phase shift, in radians, in the chicane resulting from a DAC output of 1 count. The indices 1 and 2 are dropped from DAC1, DAC2, F1 and F2 from this point for simplicity. The upstream phase, also in radians, can then be related to the ADC2 input by:

$$\phi_u \simeq \frac{\text{ADC}2}{A} \quad (1.5)$$

Here A is the calibrated maximum Mon1 mixer amplitude, in ADC counts, determined in the same way as Section ???. Note that both this and the direct proportionality with ADC2 in Equations 1.3 assume the small angle approximation $\text{ADC}2 = A \sin \phi_u \simeq A\phi_u$ for small ϕ_u . This is done for latency reasons [67] and its effect on the accuracy of the applied correction is discussed in Section 1.1.4.

Combining Equations 1.3, 1.4 and 1.5 gives:

$$\begin{aligned} \frac{g}{A}\text{ADC}2 &= \frac{kF}{64}\text{ADC}2 \\ g &= \frac{kA}{64}F \end{aligned} \quad (1.6)$$

In Section 1.4.1 a phase shift of 3.5° per volt sent to the amplifier is determined. As 4095 DAC counts corresponds to 2 V output to the amplifier this value can be converted into $k = 29.8 \mu\text{rad}/\text{DAC count}$. Typical calibrations for Mon1 on the FONT5a board give $A \simeq 3440$ ADC counts (Section ??). Overall, the actual effective gain therefore relates to the gain as set in the DAQ via:

$$g \simeq \frac{F}{624} \quad (1.7)$$

The optimal gain to apply (Section ??) is given by the upstream-downstream phase correlation, ρ_{ud} , multiplied by the downstream-upstream jitter ratio, σ_d/σ_u :

$$g_{\text{opt}} = \frac{\sigma_d}{\sigma_u} \rho_{ud} \quad (1.8)$$

Therefore the optimal gain to set in the units used in the DAQ, dependent on the current beam conditions, is:

$$F_{\text{opt}} \simeq 624 \frac{\sigma_d}{\sigma_u} \rho \quad (1.9)$$

In good conditions the correlation and jitter ratio are close to one, although the downstream phase jitter can be up to a factor two larger than the upstream jitter at CTF3 thus the applied gains in the DAQ are typically in the range between 625 and 1250.

1.1.4 Effect of Using Small Angle Approximation

As mentioned previously the phase calculation in the PFF algorithm in the FONT5a firmware uses the small-angle approximation, and thus differs from the correct full phase reconstruction method used in Chapter ?? as follows:

$$\phi_{\text{SA}} = \frac{\text{Mixer}}{A} \quad (1.10)$$

$$\phi_{\text{FULL}} = \arcsin \left(\frac{\text{Mixer} - d}{A} \right) \quad (1.11)$$

Where ϕ_{SA} and ϕ_{FULL} are the upstream phase calculated using the small angle approximation and with the full phase reconstruction method respectively. Mixer is the phase monitor mixer output, A is the phase monitor calibration amplitude and d is the calibration offset needed to take in to account asymmetry in the mixer minimum and maximum output due to cross-talk from the diode (Section ??). The PFF correction output is ϕ_{SA} , using the upstream phase monitor Mon 1, multiplied by a gain factor.

Any differences between the calculated phase with the small angle approximation and the actual phase using the full phase reconstruction method will lead to imperfections in the applied PFF correction. The calculated phase with each approach is plotted in Figure 1.10 for offsets between the beam phase and the electronics LO phase between $\pm 90^\circ$. For small incoming phases (close to zero Mixer output) the only difference between the two methods is a static offset of $-d/A$ in the measured phase, and this holds up to $\pm 10^\circ$ (and is a good approximation up to $\pm 20^\circ$). In this case the applied correction will also contain this constant offset, but the corrected downstream phase jitter, which has been the only focus of the PFF prototype to date, will still be optimal.

With larger offsets between the beam phase and the LO (i.e. for large Mixer output) the small angle approximation is no longer valid and the difference between the two methods rises to up to 35° . Most importantly the measured phase, and therefore the correction output, is no longer linearly dependent on the incoming beam phase when there is a large offset between the beam and LO phases. In the most extreme case, the measured phase difference between two pulses with a beam-LO phase offset of 80° and 90° would only be 1° when using the small angle approximation, instead of the expected 10° . In turn, the difference in the correction applied to the two pulses would only be 1° instead of 10° , degrading the achievable corrected phase jitter.

Figure 1.11 shows a simulation of the theoretical downstream jitter that can be achieved with both phase reconstruction methods with 0.8° initial upstream and downstream phase




Figure 1.10: Difference (green) between a phase reconstruction method using the small angle approximation (blue), and the full reconstruction method taking in to account non-linearities in the mixer output for large phase offsets (red).




Figure 1.11: Achievable PFF jitter versus phase offset for the full phase reconstruction method (red), and the phase reconstruction using the small angle approximation (blue).

jitter and an upstream-downstream phase correlation of 97%. These values are chosen to represent the beam conditions that will need to be achieved in order to demonstrate 0.2° phase stability at CTF3. In the ±10° region where the small angle approximation holds there is no degradation in the achievable corrected phase jitter using the simplified method in the PFF algorithm. Outside this region the jitter is degraded, increasing from below 0.2° to 0.3° for a beam-LO phase offset of 50°.

As the correction range of the PFF system is less than ±10° (Section 1.4.1) there should be no degradation in the PFF performance resulting from the use of the small angle approximation in the PFF algorithm, providing the LO phase shifter in the phase monitor electronics has been set correctly. This highlights the importance to adjust the phase shifters to zero the Mixer output not only in order to maximise the phase monitor resolution (Section ??) but also to ensure the correction calculation itself is valid. However, it is perhaps interesting to note that it would not be possible to correct the full CTF3 pulse length to 0.2° jitter with this implementation of the PFF algorithm even if the correction range were large enough to encompass the 40° phase sag.

1.2 Amplifier

The amplifier takes the two DAC signals from the FONT5a board and uses them to produce four high voltage outputs. These are connected to the downstream ends of the kicker strips (two kickers and two strips per kicker gives four connections at the downstream ends in total), creating the potential difference between the strips that deflects the beam in order to correct the phase. The returning signals from the upstream ends of the kicker strips are then terminated back at the amplifier. As the amplifier is installed together with the phase monitor electronics and FONT5a board in the klystron gallery the cables between the amplifier and kickers are long and represent the single largest contribution to the overall system latency, as discussed in Section 1.5.1. This section discusses the design and performance aspects of the amplifier that are relevant to PFF operation.

1.2.1 Design

The amplifier is purpose built for the PFF prototype, also at Oxford University, with further details of its design available in [27]. An annotated picture of its front panel is shown in Figure 1.12 and a simplified diagram showing the flow of signals between the FONT5a board, amplifier and kickers is shown in Figure 1.13. The amplifier is installed in a standard 3U rack and has a modular design. It consists of five individual modules split between two sides, labelled left and right. The left side of the amplifier, which uses the DAC 1 output, powers the first kicker in the chicane, and the right side of the amplifier, which uses the DAC 2 output, powers the second kicker. Each side of the amplifier contains its own “drive module” and “terminator module”. Finally there is a central “control module” that is common to both sides of the amplifier.

The control module takes the amplifier trigger and drive signals from the FONT5a board,

as well as 24 V, 1.1 A power from the mains. It then deals with the distribution of power and input signals (derived from the DAC inputs) to the two drive modules, including signal processing designed to protect the drive modules. For example, it ensures the maximum signal level sent to the drive modules is at a safe level and limits the rate of large changes in the input drive signal (limits the slew-rate), as well as preventing triggering of the drive modules if a problem is detected.

The amplification of the signals to create the high voltage outputs occurs in the drive modules. Each drive module takes one input signal but creates two high voltage outputs (A and B) which have equal magnitude but opposite polarity. These are connected to the downstream end of the left and right strips of one of the kickers, to create a potential difference across the kicker strips that is double the voltage of each individual drive output. The signal amplification consists of low voltage Si FETs (Ixys DE150-201N09A [82]) driving high voltage SiC FETs (Wolfspeed C2M0160120D [83]) and a final output transformer, giving a peak output of around ± 700 V (seen in more detail in Section 1.2.2). The output has a bandwidth of 47 MHz for small signal variations up to 20% of maximum output (around 140 V). The bandwidth for larger variations is slew rate limited, and around 25 MHz for variations up to 50% of the maximum output, for example [27].

Each drive module requires a ramp up time of $1\ \mu s$, which defines when the trigger must arrive from the FONT5a board. After this period the drive modules are powered for $1.6\ \mu s$ with full output across $1.3\ \mu s$ (slightly longer than needed to correct the full $1.1\ \mu s$ CTF3 beam pulse length). The control module includes a monitoring output (labelled “ON”) that can be used as a reference to observe the time period within which the drive modules are on and ready to receive input.

The high voltage signals leaving the upstream ends of the kicker strips are terminated back at the amplifier on the terminator modules. Each module consists of two $50\ \Omega$ terminators designed to be able to withstand the maximum 20 kW output from the drive modules [27]. Each terminator has a monitoring signal, which gives output at around -40 dB or approximately 1/115 of the input voltage [80]. These can be used to verify the applied output from the drive modules is as expected, and form the basis of most of the measurements in the remainder of this section as well as the timing checks in Section 1.5.2, for example.

The description of the amplifier here represents the version of the amplifier that was used for the latest PFF tests, and for almost all results in this thesis. A first version of the amplifier, with around half the output voltage at up to ± 350 V was used for early PFF tests. Additional FETs were added in the second version described above to boost the output voltage to ± 700 V. It was also originally planned to combine four drive modules on each side of the amplifier to give a voltage of up to ± 1400 V [79], but this would require additional hardware and is being considered as a future option.

1.2.2 Linearity

Figure 1.14 shows the amplifier output, measured using the monitoring signals, at different constant input voltages sent from the FONT5a board between the minimum of -2V (-4095




Figure 1.12: Front panel of the amplifier. Inputs to the amplifier are highlighted in green, drive outputs in red and monitoring outputs in blue. Inputs to the control module are the trigger (T) and the two DAC outputs from the FONT5a board used to determine the drive to the left (L) and right (R) sides. Each side of the amplifier has two pairs of drive outputs and terminators, A and B. The signal returning to each of the terminators can be observed on their corresponding monitoring outputs. The monitoring output on the control module (ON) shows the $1.4 \mu\text{s}$ time during which the amplifiers are able to provide their output. Not highlighted in the figure are the 24 V, 1.1 A power connector at the top of the control module, and also the three custom connectors used to communicate between the control module and drive modules.




Figure 1.13: Simplified flow diagram showing the connections between the FONT5a board, the amplifier and the kickers. The kickers are inserted between the drive and terminator modules for the purposes of the diagram, but in reality the terminator modules neighbour the drive modules in the same unit as seen in Figure 1.12. Note that the A and B outputs on each side always have opposite polarity, as needed to create a large potential difference between the kicker strips.

DAC counts) and maximum of 2V (+4095 DAC counts). The amplitude of the monitoring signals is converted in to the amplifier output Voltage using the approximate conversion factor of 115 [80]. All four amplifier outputs are shown (one for each strip of the two kickers). The values plotted are the mean of the 480 ns central region of the whole 1400 ns output pulse.

The relative polarity of the four outputs used is equivalent to what would be applied to the kickers during PFF operation, with opposite polarity of the L and R amplifier outputs (powering the first and second kicker respectively), so that the beam is kicked in opposite directions by each kicker. The second kicker should then act to close the orbit bump created by the first kicker. Within each side of the amplifier the A and B outputs (applied to the left and right strip of each kicker respectively) also have opposite polarity. This is necessary to create the potential difference between the kicker strips that produces the deflecting field for the beam. The relative polarity of the A and B outputs is fixed in the amplifier design and cannot be controlled via the FONT5a board.

The response of the amplifier is highly linear up to ± 1.2 V input voltage. Outside this range the amplifier clearly begins to enter saturation, in particular above input voltages of ± 1.7 V. The linear fits shown include only the points up to ± 1.2 V, in order to not be biased by the effects of saturation.

Figure 1.15 shows the residuals between the linear fit and the real amplifier output across the full range of input voltages. By looking at the residuals a slight deviation from linearity in the ± 1.2 V range is also visible, although the maximum difference is only 10 V or a 3% relative error. At the maximum input voltage of ± 2 V the deviation from linearity rises above 150 V, a relative error of more than 25%. For example, the RB output at an input voltage of +2 V is 605 V but the fitted response gives 769 V, a difference of 164 V or 27%.

The effects of amplifier saturation are not taken in to account in the PFF algorithm on the FONT5a board, in which the DAC output is linearly dependent on the input phase (voltage from the phase monitor mixer signal) across the full range. The correction applied to the downstream phase will therefore be non-optimal when the output calculated by the PFF algorithm is above an absolute value of 2500 DAC counts (1.2 V sent to the amplifier). To date the non-linearity of the amplifier as it begins to enter saturation has also not been included in the PFF simulations presented in the following chapters. This may partially explain the small discrepancies seen between the simulated and real results in some datasets, so including the effect will be pursued in the future.

Discrepancies between the four amplifier outputs are also visible in Figure 1.15 and Table 1.2, both in terms of gradient and peak output. This can be partially but not completely explained by errors of up to a few percent in the precise calibration of the four monitoring outputs, which do not output exactly 1/115 of the real input voltage [80]. Differences between the A and B outputs sent to each kicker are not an issue for the PFF performance as both are linear (in the ± 1.2 V range) and the kick experienced by the beam in each kicker is proportional to the difference of the two. Therefore, only the calibration between the output from the FONT5a board sent to the amplifier and the resulting phase shift in the TL2 chicane is affected. However, disparity between the potential difference across each kicker

Amplifier Port	Input Voltage	Output Voltage
LA	+1 V	+416 ± 3 V
LB	+1 V	-453 ± 3 V
RA	-1 V	-426 ± 3 V
RB	-1 V	+409 ± 3 V

Table 1.2: Fitted output voltage for each amplifier channel with an applied input voltage of +1 V or -1 V, as indicated.

(LA-LB and RA-RB), so that the deflection of the beam in each kicker is different, leads to the orbit bump created by the PFF system not being closed in the chicane, degrading the horizontal beam stability downstream. The fitted potential difference at 1 V input is 869 V for the left amplifier (LA-LB, sent to the first kicker) and 835 V for the right amplifier (RA-RB, sent to the second kicker), a difference of 4%. This could be compensated in the PFF setup on the FONT5a board by using a different gain for each correction output, so that the DAC output to the right amplifier is higher but the resulting voltage applied to both kickers is the same. Orbit closure is discussed further in Section 1.4.3.

1.2.3 Shape

In the previous section the linearity of the mean output was considered but the performance of the PFF correction is clearly also sensitive to any variations in output voltage along the amplifier output pulse. Figures 1.16 and 1.17 show the full 1.4 μ s amplifier output pulse at a constant +1 V input sent to the left amplifier and a constant -1 V input sent to the right amplifier respectively. Spikes in the signal just prior to 2000 ns and after 3000 ns on the time axis as seen in the plots are beam pickup induced by the beam passing through the kickers. These are therefore not a property of the amplifier performance and are excluded from the analysis in this section. However, the beam pickup is used later in Section 1.5.2 for the purposes of optimising the correction timing.

For each side of the amplifier both the A and B outputs are plotted as well as the difference of the two, which is the relevant quantity in terms of the kick received by the beam as it traverses the kickers. In the ideal case the potential difference should be flat along the full pulse length. However, for both the left and right side variations in the difference are visible, with an initial increase in output across the first 500 ns of the pulse followed by a droop in response across the second half of the pulse. Figure 1.18 shows the peak-to-peak and mean deviation of the output voltage along the pulse across the full range of input voltages. The peak-to-peak deviation refers to the difference between the minimum and maximum output along the pulse, whilst the mean deviation is the average absolute difference between the mean output and the output at each sample point. For a constant input voltage the output voltage along the pulse varies by up to 88 V peak-to-peak (mean 12 V) for the left amplifier or 93 V peak-to-peak (mean 14 V) for the right amplifier. As a relative difference, this corresponds to approximately a 6 % peak-to-peak, or 1 % mean, variation along the pulse.

The PFF algorithm on the FONT5a board uses a single gain value across the whole pulse




Figure 1.14: Mean output of each amplifier channel vs. the input voltage. The four amplifier channels are: LA (blue), LB (red), RA (green) and RB (magenta). Markers show the measured output, and lines a linear fit to the output in the ± 1.2 V input range.




Figure 1.15: Residuals between the amplifier output voltage and the linear fits seen in Figure 1.14. The four amplifier channels are: LA (blue), LB (red), RA (green) and RB (magenta).




Figure 1.16: The full output pulse of the A (blue) and B (green) channels for the left side of the amplifier, at an input voltage of +1 V. The difference between the A and B output is shown in red.




Figure 1.17: The full output pulse of the A (blue) and B (green) channels for the right side of the amplifier, at an input voltage of -1 V. The difference between the A and B output is shown in red.




Figure 1.18: Peak-to-peak (dashed lines) and mean (solid lines) deviation from a flat output along the full amplifier output pulses for the left (blue) and right (red) side of the amplifier. The values are calculated using the difference between the A and B outputs of each side, the quantity relevant for kick experienced by the beam.

length for each correction output, thus making the approximation that the amplifier response is flat along the pulse. The variations along the amplifier pulse therefore directly translate in to discrepancies between the intended phase shift as calculated and the real phase shift experienced by the beam. As the region of interest for the correction is a few hundred nanoseconds about the central part of the pulse, as opposed to the full pulse length, the 1 % mean variation is more indicative of the resulting error than the 6 % peak-to-peak variation. With a correction range (Section 1.4.1) of $\pm 5.5^\circ$, the effects of the non-flat amplifier output should be below 0.06° and not measurable considering the phase monitor resolution of 0.13° . Nevertheless, it could be foreseen to implement a droop correction in the PFF algorithm on the FONT5a board, taking the variations in the amplifier output along the pulse in to account.

Variations in the amplifier output along the pulse can also lead to imperfect orbit closure in the chicane (as was discussed previously for differences in mean output). For this the relevant quantity is the sum of the potential difference sent to each kicker, or $(LA - LB) + (RA - RB)$. To ensure orbit closure this quantity, named the residual kick here, should be zero across the whole pulse length for all input voltages. Figure 1.19 shows the residual kick along the pulse for all the input voltages in the scan. Clearly they are not all centred around zero, but this is expected due to the differences in the mean output voltage of the four amplifier outputs seen in Section 1.2.2. As already stated, the overall mean offset could

	Phase Shift at +1 V Input	Max Phase Shift
Data	$3.5 \pm 0.1^\circ$	$5.5 \pm 0.3^\circ$
Model	3.6°	5.6°

Table 1.3: Downstream phase shift resulting from an amplifier input of 1 V (+1 V for the left amplifier/first kicker, and -1 V for the right amplifier/second kicker). The “Data” row shows the fitted gradient from the actual measured phase shift. The “Model” row shows the expected result given the known hardware and optics parameters.

be removed by using a different gain for the two correction outputs. However, any variations along the pulse cannot be compensated for in the PFF algorithm. The magnitude of the effect is summarised in Figure 1.20, showing the peak-to-peak and average deviation of the residual kick from flat. The overall residual kick is very flat and the effect is smaller than any of those previously shown — only up to 2 V on the mean or 21 V peak-to-peak.

1.3 Data Acquisition

1.3.1 Acquisition Tools

1.3.2 Monitoring Tools

Online display

1.4 Kicker and Optics Performance Verification

1.4.1 Correction Range

Knowledge of the correction range of the PFF system, or more specifically the relationship between the DAC output voltage from the FONT5a board and the resulting phase shift in the chicane, is critical for the PFF setup. In particular, it is needed to derive the optimal correction gain, as seen in Section 1.1.3.

Figure 1.21 shows the mean phase shift after the chicane (in the downstream phase monitor) across the full ± 2 V input range of the amplifier. Constant DAC outputs in 17 steps between -4095 counts (-2 V) and +4095 counts (+2 V) were used to drive the amplifier. In order to reduce the sensitivity to any drifts in the beam phase between data points the scan was taken in interleaved mode (Section 1.1.1). The phase plotted in Figure 1.21 is therefore the difference between 50 kicked beam pulses and 50 “nominal” pulses taken at the same time for each amplifier input voltage.

At the maximum amplifier input voltage of 2 V the phase after the chicane is shifted by $5.5 \pm 0.3^\circ$. The fitted phase shift per Volt input is $3.5 \pm 0.1^\circ$ in the ± 1.2 V linear range of the




Figure 1.19: Residual kick experienced by the beam after traversing the two kickers as a result of differences between the amplifier channels. The residual kick is the difference $(LA - LB) + (RA - RB)$ at each sample point. The residual is plotted for the full range of input voltages, as indicated by the colour scale.




Figure 1.20: Peak-to-peak (dashed) and average (solid) deviation of the residual kick from Figure 1.19. An ideal flat output pulse would give a deviation of zero.




Figure 1.21: Measured downstream phase shift versus amplifier input voltage (blue markers). The blue line shows a linear fit to the measured phase shift for inputs between ± 1.2 V. The red line shows the expected phase shift taking in to account the TL2 chicane optics, amplifier output voltage and kicker design (using Equation 1.12).




Figure 1.22: Residuals between the measured phase shift and the expected (red) and fitted (blue) phase shifts from Figure 1.21.

amplifier. This fitted gradient is required, and was previously introduced, for the conversion between the PFF gain in the units on the FONT5a board and the effective system gain in Section 1.1.1. In Section 1.1.1 it was quoted in terms of the phase shift in radians per DAC count output from the FONT5a board, rather than degrees per Volt as shown here. The value of $30\mu\text{rad}/\text{count}$ is easily derived using the conversion factors between degrees and radians and knowing that a DAC output of 4095 counts corresponds to 2 V sent to the amplifier.

Given knowledge of the amplifier output characteristics (Section 1.2.2), the kicker specifications (Section ??) and the chicane optics (Section ??) the measured phase shift in the scan can be compared to the expected phase shift based on the system parameters. The predicted phase shift, $\Delta\phi$, in degrees is given by:

$$\Delta\phi = V_{amp}[V_{font}] \cdot K \cdot R_{52} \cdot \frac{360}{\lambda_{12\text{GHz}}} \quad (1.12)$$

Here $V_{amp}[V_{font}]$ is the amplifier output Voltage at an input voltage of V_{font} (the FONT5a board DAC output), K is the angular deflection of the beam per Volt applied to each kicker strip, R_{52} is the R_{52} value between the kickers in the PFF optics and $\frac{360}{\lambda_{12\text{GHz}}}$ converts the calculated orbit length difference in to an equivalent 12 GHz phase using the 12 GHz wavelength $\lambda_{12\text{GHz}}$. The value of most of these parameters has already been derived, in Sections ??, ?? and 1.2.2. They are:

$$\begin{aligned} V_{amp}[1 \text{ V}] &= 435 \text{ V} \\ K &= 0.8 \mu\text{rad/V} \\ R_{52} &= -0.7 \text{ m} \\ \lambda_{12\text{GHz}} &= 2.5 \text{ cm} \end{aligned}$$

The value of $V_{amp}[1 \text{ V}]$ is given as a representative value in the linear range of the amplifier but the actual amplifier output at all input voltages is used in the predictions to include the effects of saturation in the calculated phase shift values. Also, the output from the left side of the amplifier, applied to the first kicker, is used as this is most relevant for the phase shift in the chicane (the orbit should be closed after the second kicker with no further phase shift in the chicane after that point). The value of K is derived from the kicker design, in which 1.4 kV applied to each strip gives a 1 mrad kick for a 150 MeV beam [28]. The actual CTF3 beam energy is approximately 135 MeV (calculated based on the dipole currents used in the machine setup), so the value of K above is scaled by a factor 150/135.

In Figure 1.21 the predicted phase shifts using Equation 1.12 are also shown. Table 1.3 compares the fitted gradients and maximum phase shift for the model and the measurement. The overall agreement between the two is good, with the residuals between the model and the data generally consistent with zero within error bars in the $\pm 1.2 \text{ V}$ linear range of the amplifier as shown in Figure 1.22. The residuals between the data and the linear fit to the data are also consistent with zero in this range.

Outside the linear range some discrepancies appear, with the difference being largest where the amplifier has started to enter saturation but before it has reached peak output. The actual amplifier output voltage at all inputs (from Section 1.2) is used to calculate the

expected phase shift shown in the figure. This means any differences between the measured and expected results are unlikely to be related to the amplifier. Possible explanations could be remaining higher order errors in the TL2 chicane optics, or unexpected behaviour from the kickers or amplifier. Although subtracting alternating, interleaved, pulses should remove the sensitivity to drifts in the machine it is possible that some residual effect remains. To determine whether the discrepancies are reproducible further scans of this type will need to be completed in the future. The residuals between between the data and the linear fit between ± 1.2 V would also be of significance for the PFF correction should they not converge to zero with additional measurements, as they are of similar magnitude to the 0.2° downstream jitter target.

However, the overall conclusion is as expected — the phase shift in the chicane linearly depends on the amplifier input in the ± 1.2 V (± 2500 DAC counts) region thus a close to optimal correction can be applied in this range, corresponding to a $\pm 4.2 \pm 0.1^\circ$ phase shift within the total range of $\pm 5.5 \pm 0.3^\circ$. When the calculated optimal correction is between an absolute input voltage of 1.2 V and 2.0 V, 2500 to 4096 DAC counts, or $\pm 4.2 \pm 0.1^\circ$ to $\pm 7.0 \pm 0.2^\circ$, the actual phase shift in the chicane is lower, only up to $\pm 5.5 \pm 0.3^\circ$, due to the amplifier entering saturation (and possibly other effects to be determined). Any calculated correction outside $\pm 5.5 \pm 0.3^\circ$ receives a static phase shift of $\pm 5.5 \pm 0.3^\circ$ in the chicane. In the limit where all pulses are outside this range the PFF system can only induce a static shift in the mean phase and makes no improvement to the phase jitter. The effect of limited correction range on the most recent PFF results is seen in Section ??.

Aside from its use for the PFF setup demonstrating the ability to shift the phase in the TL2 chicane is already a significant accomplishment. In particular a phase shift is only possible if R_{52} is non-zero between the kickers in the optics for the chicane (Section ??). The agreement between the modelled and measured correction range verifies the optics is performing as expected, which would not have been possible without the improvements made to the MADX model of the line in Section ???. It also shows the kickers are performing as per their design, imparting the expected angular deflection to the beam for the applied voltage from the amplifier.

1.4.2 Correction Shape

The previous result in Section 1.4.1 demonstrates that the kickers in the chicane can be used to shift the mean beam phase. However, the PFF correction also aims to remove variations in the phase point by point along the beam pulse. In the PFF algorithm the DAC output is varied along the pulse based on the measured upstream phase in order to achieve this, rather than being constant as has been the case in the tests presented up until this point. The amplifier and kickers must then have sufficient bandwidth to respond to fast changes in input voltage, in order to ultimately remove these features from the corrected downstream phase.

To verify that the FONT5a board, amplifiers and kickers respond as expected Figure 1.23 shows the first example in the thesis of results with the complete PFF system turned on. The input upstream phase, calculated DAC output and the observed difference in the downstream




Figure 1.23: Comparison between the upstream phase (blue), used as the PFF input, the resulting DAC output from the FONT5a board (red) and the measured downstream phase shift as a result of the applied kick (green).

phase resulting from the applied kick are all shown. The downstream phase trace shows the difference between subsequent pulses with the correction on and off (using the interleaved correction mode).

In the ideal case the shape of all three lines should be identical, apart from the DAC output and downstream phase shift having opposite sign to the input upstream phase (in order to remove the upstream phase variations from the corrected downstream phase). Each trace is scaled, aligned in time and sign flipped where appropriate to make a comparison between the shapes easier. When operating the PFF system to reduce the downstream jitter as intended these scale factors and times must be applied in the PFF setup rather than in offline data analysis. The scale factor is analogous to the system gain, for which the optimal value is derived in Section 1.1.3, and the correction output timing is discussed in Section 1.5.

In the central region of the pulse all three traces have the same shape as expected. The upstream phase and DAC output should be close to identical by definition, as the calculated correction output is only dependent on the input phase, but this verifies the functionality of the FONT5a board correction algorithm and firmware. The agreement in shape of the downstream phase shift is a significant achievement, and verifies the linearity of the amplifier output, kicker response and optics for a varying input voltage. This result demonstrates that everything is in place for the PFF prototype to flatten variations in the downstream phase and to reduce the downstream phase jitter.

The agreement in shape holds for times between around 900 ns and 1375 ns as indicated

on the figure, and this defines a 475 ns portion of the pulse within which the applied correction should be close to optimal. Outside this range the large phase sag along the pulse leads to the correction being saturated – the maximum possible DAC output (2 V) is applied and the shape can no longer be corrected. It can also be seen that the measured downstream phase shift saturates earlier than the applied DAC output. This is because the amplifier begins to saturate at input voltages below 2 V, as seen in Figure 1.14.

1.4.3 Orbit Closure

At CLIC the PFF system must not degrade the transverse beam stability. This means for any voltage sent to the kickers the horizontal beam orbit after the PFF chicane must be unchanged, or closed, despite the different orbits inside the chicane. As such, the PFF optics for the TL2 chicane at CTF3 is also designed to give a closed kick, as presented in Section ???. However, up until now the main focus during PFF operation has been the primary goal of reducing the downstream phase jitter and ensuring good beam transmission to the downstream phase monitor. As a result orbit closure after the TL2 chicane has not yet been strictly enforced during PFF operation as will be seen in this section, but the current status is shown here as an additional cross-check of the PFF optics and to highlight where improvements are needed for future tests.

Using the same constant kick data as Section 1.4.1, Figure 1.24 shows mean the horizontal orbit before, inside and after the TL2 chicane across the full ± 2 V range of amplifier input voltages. Two BPMs before and after the chicane, as well as the four inside the chicane, are included. The positions plotted are the difference between the kicked and nominal (non-kicked) orbit at each BPM, thus removing any misalignment in the BPM centres. Before the chicane and the first kicker there is no significant effect on the orbit as expected. Inside the chicane the PFF system induces an orbit offset of up to 1.4 ± 0.1 mm. After the chicane, in BPMs CC.845 and CC.930, the orbit should return to zero in the ideal case. However, a clear residual offset can be seen, up to 0.5 ± 0.1 mm in CC.930.

Although every effort has been made to keep the TL2 optics as close to nominal as possible, particularly inside the chicane, it is an extremely sensitive area for the setup of CTF3 and beam transport in to the CLEX area downstream of TL2 (including the location of the downstream phase monitor in the TBL line) is always difficult [42]. Minor modifications have therefore been necessary in order to achieve full beam transmission to the downstream area, both for PFF and other experiments at CTF3. The largest changes have been made to the four quadrupoles following the chicane but one quadrupole inside the chicane, CC.IQFL0730 (just prior to the 2nd kicker) has a set value 10% lower than the nominal optics, as well as differences up to 2% in the other quadrupoles.

Figure 1.25 compares the measured beam orbit in the BPMs to the expected response in the PFF optics with the nominal quadrupole strengths, and the expected response taking in to account the actual quadrupole strengths used in this dataset. The full MADX orbit propagated through all elements is shown, with the eight measured BPM offsets included at their respective positions. Each BPM point represents the gradient of a linear fit using the variation with input voltage seen previously in Figure 1.24. Before and inside the chicane the




Figure 1.24: Horizontal orbit offset in and around the TL2 chicane at different amplifier input voltages (as indicated by the colour scale). The approximate positions of the chicane entrance and exit are indicated by vertical black lines. The two PFF kickers are located at index CC.480 and CC.780 (before the first and last dipoles in the chicane).




Figure 1.25: Orbit in the TL2 chicane at 1 V amplifier input for the BPM data (red markers), nominal model (black line) and the model taking in to account the actual quadrupole currents used in TL2 at this time (dashed blue line). Vertical black lines mark the entrance and exit of the chicane.

agreement between the BPM data and both models is excellent. After the chicane the orbit is closed in the nominal optics but the measured position offset in the BPMs is non-zero, as seen previously. However, there is excellent agreement between the measured positions and the expected response in the MADX model taking in to account the actual quadrupole strengths applied in TL2 during this dataset.

This gives confidence that if a completely nominal optics could be used in TL2 orbit closure would be obtained. For future tests attempts will be made to further optimise the setup of CTF3 and allow a completely nominal optics to be used in TL2. It should also be noted that for these tests both sides of the amplifier were driven with the same magnitude input voltage. This has also been the case for all the PFF correction attempts presented in Chapter ???. However, in Section 1.2.2 it was seen that the right side of the amplifier (powering the second kicker) gave 4% lower output than the left side (powering the first kicker). To strictly enforce orbit closure with a nominal optics it would therefore be necessary to drive the right side of the amplifier with a 4% higher input voltage (by using a 4% higher gain for the DAC2 output compared to the DAC1 output on the FONT5a board).

1.5 Correction Output Timing

Most the results based on the amplifier outputs and kicked beam presented so far have used a constant output voltage from the FONT5a board applied across the full $1.4 \mu\text{s}$ time window that the amplifier is powered for. As the $1.4 \mu\text{s}$ amplifier output sent to the kickers is longer than the $1.1 \mu\text{s}$ CTF3 beam pulse it is relatively straightforward to ensure that the full length of the pulse experiences the constant kick with this setup. However, for operation of the PFF system precise control of the correction output timing becomes critical. In order to remove phase variations along the pulse with the PFF system the output correction signal, shaped by the upstream phase, must arrive at the kickers exactly synchronised with the beam. Timing misalignments between the beam and correction signal arrival will result in residual offsets in the corrected downstream phase. Approximating the phase sag along the pulse to be quadratic, $\phi_u(t) \sim \phi_d(t) \sim t^2$, a misaligned correction would yield a corrected downstream phase with a linear increase in phase along the pulse with time, $\phi_{PFF}(t) \sim \phi_d(t) - \phi_u(t + \delta) \sim -2\delta t - \delta^2$, for example, where ϕ_{PFF} is the corrected phase, ϕ_d the uncorrected downstream phase, ϕ_u the upstream phase, t the time and δ the time misalignment in the applied correction. Also, the effect is particularly significant for any higher frequency variations in phase along the pulse. If a 40 ns oscillation is present in the upstream phase but the correction is applied with a 50 ns delay, for example, a second 40 ns oscillation with opposite sign would be introduced to the “corrected” downstream phase at a later time with no change to the initial oscillation. Although the effects are most visible along the pulse, any timing delay will also degrade the achievable mean phase jitter. This section gives an overview of the main methods that have been used to ensure that the correction output to the two kickers arrives in time with the beam.

1.5.1 Kicker Cable Lengths

The cables carrying the correction signal between the PFF amplifier and the kickers in the TL2 chicane are the single largest contributor to the overall system latency. They must be routed from the PFF electronics racks (in the klystron gallery, one floor and directly above the location of the upstream phase monitors), down in to the machine hall and across the width of the CTF3 facility to the TL2 chicane. The initial kicker cables installation used pre-existing cable trays and gave a signal transit time of 260 ns, with a signal speed of 0.66 c and approximate lengths of 50 m. This is more than two thirds the overall PFF latency budget, which must be lower than the 380 ns beam time of flight between the upstream phase monitor and the first kicker. Considering the latencies of the various pieces of hardware in the PFF system chain as well as the cables between the upstream phase monitors and the PFF electronics (Section ??), the overall PFF system latency would have been in excess of the 380 ns beam time of flight with this setup. By re-routing the cables on to a dedicated pathway and trimming any remaining slack it was possible to reduce the cable lengths by up to 90 ns, bringing the system within the latency budget as will be seen in the following sections. Precise measurements of the cable lengths with this setup are presented in this section, as well as their significance beyond ensuring the system is within the latency requirements.

With two kickers, two strips per kicker and two ends of each strip a total of eight cables are needed. The drive from the amplifier is applied to the downstream end of each kicker strip, traverses the kicker, and is then terminated back at the amplifier after leaving the upstream end. Drive is applied to the downstream end of each kicker (meaning it propagates through the kicker in the opposite direction to the beam) so that the electric and magnetic fields between the strips are in the same direction, as discussed in Section ?? . Rather than being connected directly to the amplifier, the eight kicker cables are connected to a patch panel below the amplifier in the PFF electronics racks. Eight additional cables, around 70 cm in length, are used to connect the amplifier outputs to the patch panel. This is in order to create a tidier cabling setup in the rack as well as making changes to the amplifier cabling easier, when necessary. The patch panel also deals with the conversion between HN-type connectors (used on the kickers and kicker cables) and N-type connectors (used on the patch panel cables and to connect to the amplifier after a further transition to TNC connectors ??).

The length of the eight kicker cables and eight patch panel cables has been measured using time domain reflectometry (TDR) on a network analyser. The network analyser is used to send a short pulse down the cable, with one end of the cable connected to the network analyser and the other end disconnected so it is not correctly terminated. As the signal reaches the (non-terminated) end of the cable the discontinuity in impedance creates a reflected signal that propagates back to the network analyser. The time difference between when the signal was output and when the reflected signal arrives back at the network analyser therefore corresponds to double the one-way signal transit time in the cable.

Table 1.4 shows the patch panel cable lengths and Table 1.5 the kicker cable lengths that were determined with this method. Quoted errors of ± 0.05 ns are estimated based on the

Label	Length	Amplifier Port	Patch Panel Port
2907701B	2.99 ± 0.05 ns	LAT	1
2907703B	3.03 ± 0.05 ns	LBT	2
2907700B	3.03 ± 0.05 ns	LAD	3
2907702B	3.01 ± 0.05 ns	LBD	4
2907838B	3.03 ± 0.05 ns	RAD	5
2907740B	3.05 ± 0.05 ns	RBD	6
2907739B	3.03 ± 0.05 ns	RAT	7
2907741B	3.03 ± 0.05 ns	RBT	8

Table 1.4: Lengths of cables between the amplifier and the patch panel.

sampling rate of the measurement. The amplifier port, patch panel port and kicker strip that the cables are connected to are also shown in the table, as well as their corresponding CTF3 identifying number for reference. For the amplifier port labels the three letters correspond to:

- Whether the cable is connected to the **L**eft or **R**ight side of the amplifier.
- Whether the cable is connected to the amplifier **A** or **B** outputs on that side.
- Whether the cable is connected to the amplifier **D**rive or **T**erminator.

And for the kicker strip labels the three letters correspond to:

- Whether the cable is connected to the first (**1**) or second (**2**) kicker.
- Whether the cable is connected to the **U**pstream or **D**ownstream end of the kicker strip.
- Whether the cable is connected to the **L**eft or **R**ight kicker strip, as viewed looking at the upstream end of the kicker.

Finally, the patch panel connectors are simply labelled from 1 to 8 from left to right, as viewed from the front of the rack. All of the cable connections between the amplifier, patch panel and kickers are shown in Figure 1.26.

The patch panel cables all have lengths of around 3 ns, with the lengths of each matched to within the measurement error. After the re-routing and shortening of the kicker cables the cables connected to the first kicker have a length of around 170 ns, whilst the cables for the downstream kicker are longer at around 205 ns. For the downstream kicker the latency requirements are slightly relaxed due to the additional 36 ns beam time of flight between the kickers. Rather than also shortening the downstream kicker cables as much as possible some additional slack was left so that the difference in lengths is similar to the difference in the beam time of flight between the two. This means the two correction outputs (one for each kicker) can be sent from the FONT5a board at, or close to, the same time as discussed in Section 1.5.3.




Figure 1.26: Cable connections between the amplifier, patch panel and kickers.

Label	Length	Patch Panel Port	Kicker Strip
2907701A	171.28 ± 0.05 ns	1	1UL
2907703A	171.30 ± 0.05 ns	2	1UR
2907700A	171.29 ± 0.05 ns	3	1DL
2907702A	171.30 ± 0.05 ns	4	1DR
2907838A	205.45 ± 0.05 ns	5	2DL
2907740A	205.62 ± 0.05 ns	6	2DR
2907739A	205.15 ± 0.05 ns	7	2UL
2907741A	204.49 ± 0.05 ns	8	2UR

Table 1.5: Lengths of cables between the patch panel and the kickers.

The pairs of cables connected to the downstream ends of the strips for each kicker have lengths matched within the measurement error. However, for the pairs connected to the upstream ends there are some differences, with cable 2907741A more than 1 ns shorter than cable 2907740A, for example. If there is a difference between the lengths of the cables connected to the downstream left and downstream right strips of a kicker (the driven end) there will be a time offset in the voltage applied to each side of the kicker, which would degrade the quality of the PFF correction. However, there is no need for the cables connected to the upstream ends of the kickers to be of matched lengths, the only requirement is that they are terminated correctly at the amplifier. The shorter 2907741A cable is therefore connected to the upstream end of the second kicker, and the cables 2907838A and 2907740A, with lengths matched to within 200 ps, are used to carry the amplifier output to the downstream end of the strips.

1.5.2 Absolute Timing

Using Beam Pickup

Figure 1.27 shows the beam pickup at the start and end of the pulse from the PFF kickers at CTF3, as seen on one of the amplifier monitoring outputs (each of the four amplifier monitoring outputs, one for the upstream end of each strip prior to the signal being terminated at the amplifier, gives a similar response). The separation of the peaks in the beam pickup is $1.1 \mu\text{s}$, thus the same as the CTF3 pulse length as expected. By comparing the timing of these peaks with respect to the start and end of the amplifier output pulse, using the same amplifier monitoring signal, it is possible to ensure that the correction output arrives in sync with the beam.

An example of this is shown in Figure 1.28. A constant DAC output is used to drive the amplifier and both the resulting amplifier output pulse and the beam pickup, at samples 275 and 493, are visible in the figure. Importantly, the DAC output is gated using the upstream phase monitor diode signal (in other words, the constant DAC output is only enabled during the time when the diode is non-zero) and this has two consequences. Firstly, the amplifier output pulse has the same length as the beam pulse in the upstream phase monitor. Secondly, the timing of the output is identical to what it would be in normal PFF




Figure 1.27: Beam pickup on the kicker strips as seen on amplifier monitoring signals.

operation. In the case of Figure 1.28 the drive to the amplifier is applied as quickly as possible after the arrival of the upstream diode signal at the FONT5a board. It can be seen that the amplifier pulse arrives before the beam pickup, thus with the PFF system setup this way the correction would be applied slightly early. This result therefore proves that the PFF system just meets the latency requirements, with the overall time needed to transport and process all the relevant signals a few tens of nanoseconds less than the 380 ns time of flight of the beam between the upstream phase monitor and the first kicker. However, what is also clear in the figure is that the time offset between the start of the amplifier pulse and the first beam pickup spike is much larger than the time difference between the end of the amplifier pulse and the second beam pickup spike. This is due to the energy transient across the first 100 ns of the CTF3 beam pulse which is present in the upstream phase monitor but is then lost prior to the TL2 chicane, predominantly in TL1. As a result the downstream beam pulse is shorter than the upstream beam pulse which defines the length of the correction output. Therefore, in order to align the correction output with the beam the signals from the end of the amplifier and beam pulses must be used, not the start.

The firmware for the FONT5a board includes an output delay parameter that can be used to fine-tune the timing of the correction output sent to the amplifier (Section 1.1.1). This can be done independently for each of the two correction outputs so that it can be ensured the correction arrives in sync with the beam in each kicker individually (the relative timing of the two kickers is discussed in the Section 1.5.3). The delay can be varied between 0 and 31 clock cycles in integer steps, with one clock cycle corresponding to one period of the 357 MHz ADC clock frequency, or 2.8 ns. A delay of up to 86.8 ns can therefore be added to the correction outputs. Figure 1.29 shows the effect of varying the output delay across the full range of possible values, zoomed in on the end of the pulse. For all output delays




Figure 1.28: Alignment between the amplifier output (square pulse) and the beam pickup on the kickers strips (spikes) for an applied output delay of 0 ns (0 clock cycles).




Figure 1.29: Alignment between the amplifier output (square pulse) and the beam pickup on the kickers strips (spikes) across the full range of possible output delays (as indicated by the colour scale).

the beam pickup remains at sample 493, as expected. Meanwhile, the end of the amplifier pulse is moved from before the beam pickup (output too early) to after the beam pickup (output too late). To achieve the optimal correction timing the end of the amplifier pulse must be aligned with the beam pickup and this is achieved with a delay of 7 clock cycles, or 19.6 ns, as shown in Figures 1.30 and 1.31. This delay has been used for the latest PFF runs presented in Chapter ???. Due to ambiguity in which point along the falling edge of the amplifier pulse the beam pickup should be aligned to there may be a remaining error of up to 3 clock cycles in the exact alignment, and this can only be verified by beam based measurements (not using the amplifier monitoring outputs).

Using BPMs

This section presents one way in which the correction output timing can be determined using a combination of the phase monitor measurements and a BPM signal downstream of the TL2 chicane. The results shown here were performed with the first, lower power version of the amplifier and the FONT5 rather than the later FONT5a board, and because of this the optimal output delay calculated here does not agree with the value of 7 clock cycles from the beam pickup based measurement above. The newer hardware has the same latency as the previous versions, thus the difference does not come from hardware changes but rather associated changes to cabling between the phase monitor electronics, FONT5a board and amplifier. The measurement will be repeated in the future to verify that both methods give consistent results when the same hardware and cabling setup is used.

The FONT5 (and FONT5a) board firmware provides the functionality to be able to change the gain of each PFF correction output independently. This means it is possible to apply the correction to only one kicker, or to kick the beam in the same direction in each kicker (i.e. to use the same sign for the gain in each kicker, rather than gains with equal magnitude but opposite sign). In both of these cases the kicked PFF orbit in the chicane is not closed, thus the horizontal position along the beam pulse in a BPM after the chicane depends on the shape and timing of the applied correction.¹

Figure 1.32 compares the upstream phase, downstream phase and horizontal position (in a BPM after the TL2 chicane) along the pulse in the case where the PFF correction is applied with gains set to kick the beam in the same direction in each kicker, and with no output delay applied in the FONT5 board. The data is taken in interleaved mode, with the plotted phases shown using the PFF off data and the BPM trace being the difference between the PFF on and PFF off data. Each signal is scaled and sign flipped where necessary to give variations along the pulse with the same magnitude and sign, in arbitrary units. The BPM and phase monitor signals are acquired with the same sampling frequency of 192 MHz, with each aligned so that the end of the pulse is at the same sample number.

By taking the difference of the PFF off and PFF on data in the BPM any residual orbit variations along the pulse not related to the PFF system are removed, thus the remaining

¹In Section 1.4.3 it was shown that the corrected orbit is not perfectly closed in normal PFF operation either. However, in this case no attempt at orbit closure is made so the measured effect seen in the BPMs is much larger.




Figure 1.30: Alignment between the amplifier output (square pulse) and the beam pickup on the kickers strips (spikes) for an applied output delay of 19.6 ns (7 clock cycles).




Figure 1.31: Alignment between the amplifier output (square pulse) and the beam pickup on the kickers strips (spikes) for an applied output delay of 19.6 ns (7 clock cycles), zoomed in to the end of the pulse.

shape should match that of the PFF correction output, which in turn is linked to the upstream phase. The downstream phase should also have the same shape as the upstream phase with the PFF system off, within the limits of the upstream-downstream phase correlation achieved at this time. During this measurement many oscillations along the upstream phase were present, which usually are not desired but for this measurement are perfect points of reference to check the time alignment of the signals. As expected the overall shape of the residual horizontal position in the BPM along the pulse and the two phase signals is very similar. The largest feature in the upstream phase that is present in all three signals occurs at sample 671 in the upstream phase, with the location of the peak of this oscillation in the phase signals and the BPM marked by vertical black lines in the figure. The peak as seen in the BPM signal is clearly before the peak in the phase monitor signals thus in this case the correction was applied early, with a measured offset of -36 ns between the peaks.

This measurement was repeated with four different correction output delays applied in the FONT5 board, at delays of 0, 10, 20 and 30 clock cycles (0 to 84 ns), which includes points where the correction is applied both early and late. Fitting the measured time offset between the peaks in the BPM and the phase in the same way as before yields an optimal correction output delay to apply of 39 ± 7 ns (Figure 1.33), or 14 ± 3 clock cycles. Applying this delay in data analysis offline gives the result shown in Figure 1.34, in which the similarity of the three signals becomes clear.

1.5.3 Relative Kicker Timing

For the phase correction the absolute output timing sent to the first kicker, as derived above, is the most critical as this defines the alignment of the applied phase shift in the chicane with the beam. The second kicker's main purpose is then to close the kick created by the first, ensuring the orbit after the chicane is closed (with the caveats already mentioned in Section 1.4.3). For the purposes of orbit closure it is also important to ensure that the correction arrives at the second kicker in time with the beam. As discussed in Section 1.5.1 the beam time of flight between the kickers is about 36 ns, thus the correction must arrive at the second kicker 36 ns later than the first kicker. Most of this difference should be accounted for by the longer cable lengths for the second kicker, but the precise relative timing is checked here. In this context the relative timing means the additional output delay that must be applied to the FONT5a correction output for the second kicker with respect to the first in order to ensure the correction is aligned in time with the beam in both kickers.

Figure 1.35 shows a simulated example of the expected effect of kicking the beam with a relative time offset in each kicker, in this case with the output to the second kicker arriving later than the first kicker (with respect to the beam pulse). The kickers are driven with opposite polarity in the same way as the PFF system, and the first kicker is shown with a larger output than the second. The total kick received in the chicane is given by the sum of the two, as shown in the figure. In the ideal case the total/residual kick in the chicane should be zero so that the orbit is closed after the chicane. However, with a timing offset between the two kickers there are large peaks in the residual kick at the start and end of the pulse, where only one of the two kickers receives its full drive. Due to the different amplitude




Figure 1.32: Alignment of the upstream (green) and downstream (red) phase compared to the applied kick as measured in a BPM after the TL2 chicane (blue) for an output delay of 0 ns. Vertical black lines indicate the time shift between the phase and the kick for the clearest feature visible in all three signals.




Figure 1.33: Fitted time offset between the applied kick and the beam at different output delays.




Figure 1.34: Alignment between the applied kick as measured by a BPM after the chicane (blue) and the phase signals (red downstream and green upstream) after applying the optimal output delay in data analysis.

of the two kickers the residual kick is also non-zero in the central part of the pulse. With well-aligned timing the residual kick would be constant along the full pulse length, or zero across the full pulse length if the kicks had matched amplitudes.

By varying the relative timing of the two correction outputs on the FONT5a board (K1 and K2 delay, see Section 1.1.1) and using a BPM after the TL2 chicane to measure the size of the peaks at the start and end of the pulse resulting from the offset kicks (in the same way as Figure 1.35) the optimal relative delay can be determined. The optimal relative delay is the point that minimises the size of the peaks on the rising/falling edge of the pulse, with the peak magnitude approximately linearly dependent on the delay. Figure 1.36 shows the result of doing this, using a constant DAC output from the FONT5a board applied across a 168 ns portion of the pulse. The horizontal position in a BPM after the TL2 chicane is plotted for relative K2 delays ranging between -10 (K1 output delayed with respect to K2) to +10 (K2 output delayed with respect to K1) clock cycles (-28 ns to +28 ns). Aside from the asymmetry between the size of the peaks at the start and end of the pulse the result is as expected from the example previously discussed. Note the non-zero position offset in the central part of the pulse. Based on the orbit closure results in Section 1.4.3 this is predominantly due to optics differences leading to a non-closed orbit, rather than the small difference in amplifier output voltage to each kicker.

Figure 1.37 then shows the peak beam offset in the BPM versus the relative K2 delay. The peak beam offset is defined as the difference between the maximum and minimum beam position after the chicane between sample 425 and 447 for the rising edge, or sample 458 and




Figure 1.35: Example of the residual kick (black) experienced by a beam traversing through two kickers. A relative delay between the applied output to each kicker is applied, as well as a different magnitude kick from each kicker (shown in blue and red). Dashed blue and red lines show the kick start and end time for each kicker.




Figure 1.36: Measured position offset in a BPM after the chicane for different relative kick delays (as indicated by the colour scale).




Figure 1.37: Fitted peak position offset after the chicane vs. the applied relative kick delay. Fits to the peaks at both the rising edge (blue) and falling edge (red) of the pulse are shown. Dashed vertical lines show the fitted optimal delay in each case.

477 for the falling edge of the pulse (as seen in Figure 1.36). As the K2 delay approaches the optimal value the difference in beam position in this range converges to the 0.3 mm offset in the flat central part of the kicked pulse. The point of intersection between the two linear fits shown (one for the points with a positive peak position and the other for points with a negative peak) gives the optimal relative K2 offset to be 0.1 ± 0.5 clock cycles (0.3 ± 1.4 ns) for the falling edge of the pulse. Repeating the procedure for the peaks at the rising edge of the pulse gives a result of 1.9 ± 2.0 clock cycles (5.3 ± 5.6 ns), and the two results combine to give an optimal value of 0.5 ± 0.6 clock cycles (1.4 ± 1.7 ns).

Relative K2 delays of both 0 and 1 clock cycles have been used during PFF operation, with no measurable difference in the PFF results between the two to date although this will have to be verified with further orbit closure tests. Adding the absolute delay of 7 clock cycles derived in Section 1.5.2, the final delays to apply in the FONT5a board are:

- **K1 delay:** 7 clock cycles.
- **K2 delay:** 7 or 8 clock cycles.

Bibliography

- [1] M. Herrero. The standard model. *NATO Sci. Ser. C*, 534:1–59, 1999.
- [2] P. W. Higgs. Broken symmetries and the masses of gauge bosons. *Phys. Rev. Lett.*, 13:508–509, 1964.
- [3] G. Aad et al. Observation of a new particle in the search for the standard model Higgs boson with the ATLAS detector at the LHC. *Phys. Rev. Lett. B*, 716 (1):1–29, 2012.
- [4] S. Chatrchyan et al. Observation of a new boson at a mass of 125 GeV with the CMS experiment at the LHC. *Phys. Rev. Lett. B*, 716 (1):30–61, 2012.
- [5] P. J. E. Peebles and B. Ratra. The cosmological constant and dark energy. *Rev. Mod. Phys.*, 75:559–606, 2003.
- [6] A. S. Gilmour. Klystrons traveling wave tubes, magnetrons, cross-field amplifiers, and Gyrotrons. Artech House, 2011.
- [7] O. S. Brüning et al. LHC design report. CERN-2004-003, 1, 2004.
- [8] E. Wilson. An Introduction to Particle Accelerators. Oxford University Press, 2001.
- [9] CERN. LEP design report. CERN-LEP-84-01, 2, 1984.
- [10] A. Abada et al. ILC technical design report, 2013. <https://www.linearcollider.org/ILC/Publications/Technical-Design-Report>.
- [11] M. Aicheler et al. A multi-TeV linear collider based on CLIC technology: CLIC conceptual design report. CERN-2012-007, 2012. <https://cds.cern.ch/record/1500095>.
- [12] A. Wolski. Introduction to the ILC damping rings. Fourth International Accelerator School for Linear Colliders, Beijing, 2009.
- [13] D. Schulte and R. Tomas. Dynamic effects in the new CLIC main linac. Proceedings of PAC09, TH6PFP046, 2009.
- [14] A. Gerbershagen. CLIC Drive Beam Phase Stabilisation. PhD thesis, University of Oxford, 2013.
- [15] G. Geschonke and A. Ghigo. CTF3 design report. CERN-PS-2002-008-RF, 2002. <http://cds.cern.ch/record/559331/>.

- [16] P. Skowronski. CTF3 operations. CLIC Workshop, CERN, 2016. <https://indico.cern.ch/event/449801/>.
- [17] P. Skowronski et al. Status and plane for completion of the experimental program of the CLIC test facility CTF3. Proceedings of IPAC2016, THPMB046, 2016.
- [18] D. H. Dowell. Electron emission and cathode emittance. U.S. Particle Accelerator School, MIT, Lecture 2, 2010.
- [19] R. Bossart et al. High-power microwave pulse compression of klystrons by phase-modulation of high-q storage cavities. CERN-OPEN-2004-015, 2004.
- [20] H. H. Braun et al. Efficient long-pulse fully-loaded CTF3 linac operation. Proceedings of LINAC06, MOP002, 2006.
- [21] A. Gallo et al. Studies on the RF deflectors for CTF3. Proceedings of EPAC, Vienna, THP6B09, 2000.
- [22] R. L. Lillestol et al. Electron beam deceleration measurements using the decelerator test beam line at the Compact Linear Collider test facility. Phys. Rev. ST Accel. Beams 17, 031003, 2014.
- [23] J. L. Navarro Quirante et al. A multi-purpose electron beam for accelerator technology tests. Proceedings of LINAC2014, MOPP030, 2014.
- [24] F. Marcellini and A. Andersson. Rf phase monitor final report. EuCARD-REP-2013-023, 2013. <http://cds.cern.ch/record/1710307>.
- [25] P. Burrows et al. FONT project. John Adams Institute, University of Oxford. <http://www-pnp.physics.ox.ac.uk/~font/people.html>.
- [26] G. Christian. CTF3 phase feed-forward control, electronics and amplifiers. CLIC Workshop, CERN, 2014. <https://indico.cern.ch/event/275412>.
- [27] C. Perry. Drive beam phase feed-forward hardware – experience in CTF3 and CLIC outlook. CLIC Workshop, CERN, 2016. <https://indico.cern.ch/event/449801>.
- [28] A. Ghigo et al. Kicker and monitor for CTF3 phase feed forward. Proceedings of IPAC2011, TUPC007, 2011.
- [29] A. L. Edwards. An Introduction to Linear Regression and Correlation. W. H. Freeman & Co., 1976.
- [30] H. Wiedemann. Particle Accelerator Physics. Springer, third edition, 2007.
- [31] H. Grote et al. MAD – Methodical Accelerator Design. CERN, Version 5.02.10 User's Reference Manual, 2016. <http://madx.web.cern.ch/madx/>.
- [32] S. Lee. Accelerator Physics. World Scientific Publishing Co., 2004.
- [33] A. Wolski. Beam dynamics in High Energy Particle Accelerators. Imperial College Press, 2014.

- [34] E. D. Courant. Theory of the alternating gradient synchrotron. *Annals Phys.*, 3:1–48, 1958.
- [35] INFN – Istituto Nazionale di Fisica Nucleare. Frascati, Italy. <http://w3.lnf.infn.it/?lang=en>.
- [36] F. Marcellini et al. Tests and operational experience with the DAFNE stripilne injection kicker. *PAC'09*, TU6RFP082:1739, 2009.
- [37] J. Byrd. Stripline pickups and kickers. U.S. Particle Accelerator School, Lawrence Berkeley National Laboratroy, 2009.
- [38] A. S. Abdurrahim et al. Design of the transfer line-2 for the CTF-3 at CERN. APAC, Indore, India, TUC2MA02, 2007.
- [39] L. Soby. CTF3 BPMs. International Workshop on Linear Colliders, CERN, 2010.
- [40] L. Rinolfi. Magnets for TL2 & TL2' & CALIFES & TBTS & TBL. EDMS, CERN, 848911, 2008. <https://edms.cern.ch/document/848911/6>.
- [41] J. Roberts. Status of the CLIC phase feedforward prototype at CTF3. LCWS14, Belgrade, Serbia, 2014.
- [42] P. Skowronski. private communication.
- [43] L. Rinolfi. Layout of TL2 line for magnets, instrumentation and vacuum. EDMS, CERN, 836624, 2009. <https://edms.cern.ch/document/836624/20>.
- [44] D. Gamba. Online optimisation of the CLIC drive beam bunch train recombination at CTF3. PhD thesis, University of Oxford, 2016.
- [45] B. Constance. Review of CTF3 optics. EPAC, Nice, France, 1990.
- [46] D. Reistad. Status of the CELSIUS project. CLIC Workshop, CERN, 2013. <https://indico.cern.ch/event/204269/>.
- [47] B. Holzer. Introduction to transverse beam optics. CERN Accelerator School Lecture. <http://cas.web.cern.ch/cas/Baden/PDF/Holzer-1.pdf>.
- [48] A. Andersson. Phase monitor connections and signals. CLIC Collaboration Working Meeting, Phase Feed Forward WP, 2012. <http://indico.cern.ch/event/178209/>.
- [49] F. Marcellini et al. The CLIC drive beam phase monitor. Proceedings of IPAC'10, WEPEB035, 2010.
- [50] A. Zolla. Phase monitor technical drawing. EDMS, CERN, 1215687, 2012. <https://edms.cern.ch/document/1215687/1>.
- [51] R. E. Collins. Field Theory of Guided Waves. IEEE Press, New York, 1991.
- [52] E. Kreyszig. Advanced Engineering Mathematics. Wiley, 8th edition, 1999.

- [53] D. Lipka. Cavity bpm designs, related electronics and measured performances. Proceedings of DIPAC09, TUOC02, 2009.
- [54] A. Andersson. D. B. phase monitor performance. CLIC Workshop, CERN, 2013. <https://indico.cern.ch/event/204269>.
- [55] A. Andersson. private communication.
- [56] A. Andersson and J. Sladen. High precision phase monitoring. CTF3 Collaboration Technical Meeting, CERN, 2008. <http://indico.cern.ch/event/23022/>.
- [57] S. Rey. Broadband phase & amplitude modulator. EDMS, CERN, EDA-02198-V2-0, 2011. <https://edms.cern.ch/item/EDA-02198-V2-0/0>.
- [58] TKE-180-4-X-X phase shifter. SHX-SH, China. <http://www.shx-sh.com/en/upfiles/201266859173582.pdf>.
- [59] 5C45-2998.6/T10-0/0 bandpass filter. K&L Microwave. <http://www.klmicrowave.com/>.
- [60] AQA-1933 RF / mixrowave amplified quadrupler. Marki microwave. http://www.markimicrowave.com/Multipliers/Amplified_Quadruplers/AQA-1933.aspx.
- [61] ZVE-3W-183+ high power amplifier. Mini-Circuits. <https://www.minicircuits.com/pdfs/ZVE-3W-183+.pdf>.
- [62] ADS5474 14-bit, 400 MSPS analog-to-digital converter with buffered input. Texas Instruments. <http://www.ti.com/product/ADS5474>.
- [63] SIS3320-250 8 channel 250 MHz 12-bit ADC/digitiser. Struck Innovative Systeme. <http://www.struck.de/sis3320.htm>.
- [64] L. Timeo. Baseband x10 amplifier block. EDMS, CERN, AED-00209, 2014. <https://edms.cern.ch/item/AED-00209/0>.
- [65] MatLab. Curve fitting toolbox user's guide. R2016a, 2016. http://ch.mathworks.com/help/releases/R2016a/pdf_doc/curvefit/curvefit.pdf.
- [66] J. Roberts. Phase monitor electronics: Output vs. input voltage in both beam and signal generator data. FONT Meeting, 29th October, 2015. <https://agenda.linearcollider.org/event/6914/>.
- [67] G. Christian. private communication.
- [68] R. Corsini et al. Commissioning status of the CTF3 delay loop. Proceedings of EPAC, Edinburgh, MOPLS093, 2006.
- [69] B. Orwiler. Vertical Amplifier Circuits. Tektronix/Beaverton, Oregon, 1st edition, 1969.
- [70] R. Lillestol et al. Experimental results from the Test Beam Line in the CLIC Test Facility 3. Proceedings of IPAC13, TUPWA046, 2013.

- [71] D. Pollard. Variances and covariances. Statistics 241: Probability Theory, Yale University, 1997.
- [72] L. Malina. Recent improvements in drive beam stability in CTF3. Proceedings of IPAC16, WEPOR007, 2016.
- [73] L. Rinolfi. TL1 transfer line between Delay Loop and Combiner Ring. EDMS, CERN, 687849, 2009. <https://edms.cern.ch/document/687849/21>.
- [74] D. Bett. The Development of a Fast Intra-train Beam-based Feedback System Capable of Operating on the Bunch Trains of the International Linear Collider. PhD thesis, University of Oxford, 2013.
- [75] N. Blaskovic Kraljevic et al. Development of a low-latency, micrometre-level precision, intra-train beam feedback system based on cavity beam position monitors. Proceedings of IPAC16, THPOR035, 2016.
- [76] Virtex-5 FPGA user guide, v5.4 edition. Xilinx. http://www.xilinx.com/support/documentation/user_guides/ug190.pdf.
- [77] R. Apsimon et al. Design and performance of a high resolution, low latency stripline beam position monitor system. Phys. Rev. ST Accel. Beams 18, 032803, 2015.
- [78] CG635 2 GHz Clock Generator. Stanford Research Systems. <http://www.thinksrs.com/products/CG635.htm>.
- [79] G. Christian. Phase feed-forward system: amplifier & controls. CLIC Workshop, CERN, 2013. <https://indico.cern.ch/event/204269/>.
- [80] C. Perry. private communication.
- [81] E. Joffe. Grounds for Grounding: A Circuit to System Handbook. Wiley-IEEE, 2010.
- [82] DE150-201N09A RF Power MOSFET. IXYS RF. http://ixapps.ixys.com/Datasheet/de150_201n09a.pdf.
- [83] C2M0160120D 2nd-Generation Z-FET. Wolfspeed. <http://www.wolfspeed.com/c2m0160120d>.