Skip to content

Commit

Permalink
quick fix
Browse files Browse the repository at this point in the history
  • Loading branch information
jameshegarty committed Jun 15, 2018
1 parent 61f8278 commit f117438
Showing 1 changed file with 1 addition and 0 deletions.
1 change: 1 addition & 0 deletions unittests/makefile.compileverilog
Expand Up @@ -13,6 +13,7 @@ RIGEL_VERILATOR_INCLUDE ?= $(shell pkg-config --variable=includedir verilator)
RIGEL_VERILATOR_CFLAGS ?= $(shell pkg-config --cflags verilator)

LUA ?= ../rigelLuajit
LUAJIT ?= ../rigelLuajit
TERRA ?= ../rigelTerra

all: $(TARGETS)
Expand Down

0 comments on commit f117438

Please sign in to comment.