# ALU实验报告

#### 一、ALU代码


```
module ALU(
 2
        input logic signed [31:0] op1, // 1st operand
 3
        input logic signed [31:0] op2, // 2nd operand
 4
        input logic[2:0] con, // control signal
 5
        output logic signed [31:0] res, // calculation result
 6
 7
       output logic zf // zero flag
 8
   );
9
       assign zf = res == '0 ? 1'b1 : 1'b0;
10
       always_comb
11
       begin
12
           case (con)
13
               3'b000: res = op1 \& op2;
14
                3'b001: res = op1 | op2;
                3'b010: res = op1 + op2;
15
16
                3'b011: res = 32'bx;
17
               3'b100: res = op1 & (\sim op2);
               3'b101: res = op1 | (~op2);
18
19
               3'b110: res = op1 - op2;
               3'b111: res = op1 < op2 ? 1'b1 : 1'b0; // 若无signed,则此处为无
20
    符号比较,是错的
21
           endcase
22
        end
23
   endmodule
```

## 二、测试用例

Test	a	b	alucont	result	zero
ADD 0+0	0000_0000	0000_0000	2	0000_0000	1
ADD 0+(-1)	0000_0000	FFFF_FFFF	2	FFFF_FFFF	0
ADD 1+(-1)	0000_0001	FFFF_FFFF	2	0000_0000	1
ADD FF+1	0000_00FF	0000_0001	2	0000_0100	0
SUB 0-0	0000_0000	0000_0000	6	0000_0000	1
SUB 0-(-1)	0000_0000	FFFF_FFFF	6	0000_0001	0
SUB 1-1	0000_0001	0000_0001	6	0000_0000	1
SUB 100-1	0000_0100	0000_0001	6	0000_00FF	0
SLT 0,0	0000_0000	0000_0000	7	0000_0000	1
SLT 0,1	0000_0000	0000_0001	7	0000_0001	0
SLT 0,-1	0000_0000	FFFF_FFFF	7	0000_0000	1
SLT 1,0	0000_0001	0000_0000	7	0000_0000	1
SLT -1,0	FFFF_FFFF	0000_0000	7	0000_0001	0
AND FFFFFFF, FFFFFFF	FFFF_FFFF	FFFF_FFFF	0	FFFF_FFFF	0
AND FFFFFFFF, 12345678	FFFF_FFFF	1234_5678	0	1234_5678	0
AND 12345678, 87654321	1234_5678	8765_4321	0	0224_4220	0
AND 00000000, FFFFFFF	0000_0000	FFFF_FFFF	0	0000_0000	1
OR FFFFFFF, FFFFFFF	FFFF_FFFF	FFFF_FFFF	1	FFFF_FFFF	0
OR 12345678, 87654321	1234_5678	8765_4321	1	9775_5779	0
OR 00000000, FFFFFFF	0000_0000	FFFF_FFFF	1	FFFF_FFFF	0
OR 00000000, 00000000	0000_0000	0000_0000	1	0000_0000	1

#### 三、测试结果

TCL日志输出如图所示,可见倒数第5行显示"21 tests completed with 0 errors"。



### 四、测试代码

```
1
    module testbench3();
 2
      logic
                   clk, reset;
 3
      logic [31:0] a, b;
 4
     logic [3:0] c;
 5
      logic [31:0] y, yexpected;
 6
      logic [3:0] z, zexpected;
 7
      logic [31:0] vectornum, errors; // bookkeeping variables
 8
      logic [103:0] testvectors[10000:0]; // array of testvectors
 9
10
      // instantiate device under test
11
      ALU alu(a, b, c[2:0], y, z[0]);
12
13
      // generate clock
```

```
14
      always // no sensitivity list, so it always executes
15
        begin
16
          clk = 1; #5; clk = 0; #5;
17
        end
18
19
      // at start of test, load vectors and pulse reset
20
      initial
21
        begin
22
          $readmemh("../Obj/alu_tv.txt", testvectors);
23
          vectornum = 0;
24
          errors = 0;
25
          reset = 1; #27;
26
          reset = 0;
27
        end
28
      // Note: $readmemh reads testvector files written in hexadecimal
29
30
      // apply test vectors on rising edge of clk
31
      always @(posedge clk)
32
        begin
33
          #1; {a, b, c, yexpected, zexpected} = testvectors[vectornum];
34
35
36
      // check results on falling edge of clk
      always @(negedge clk)
37
38
        if (~reset) begin // skip during reset
          if (y !== yexpected || z[0] !== zexpected[0]) begin
39
40
            $display("Error: inputs = %b, %b, %b", a, b, c[2:0]);
            $display(" outputs = %b, %b (%b, %b expected)", y, z[0],
41
    yexpected, zexpected[0]);
42
            errors = errors + 1;
43
          end
          // increment array index and read next testvector
44
45
          vectornum = vectornum + 1;
46
          if (testvectors[vectornum] === 'x) begin
47
            $display("%d tests completed with %d errors", vectornum, errors);
48
            $finish;
49
          end
50
        end
51
52
    endmodule
53
```

#### 其中ALU\_tv.txt是测试数据,内容如下: (格式必须相同,否则\$readmemh无法读取)