


Compiler Construction: X86lite

Course structure



Borrowed liberally from UPenn CIS 341

THE X86 ARCHITECTURE

History

1978: Intel 8086

- Introduced the x86 architecture

1985: Intel 80386

- First 32-bit x86 processor

1995: Intel Pentium Pro

- μ -op translation, speculative execution, &c.

2003: AMD Athlon 64

- First 64-bit x86 processor

History

1978: Intel 8086

1985: Intel 80386

1995: Intel Pentium Pro

2003: AMD Athlon 64


2006: Intel Core 2

- Intel accepts the demise of single core processors

2010: AMD FX

- First consumer 8-core processor

Moore's law



Features of X86 assembly

- 8-, 16-, 32-, 64-bit values, varying-precision floating point, vectors
- CISC: Intel 64 and IA 32 architectures have a large number of functions
- Binary encoding: instructions range in size from 1 byte to 17 bytes
- Design constrained by backwards compatibility
- Complexity makes simple decisions hard: whole books just about optimizations in instruction selection

Features of X86lite assembly

X86:


- 8-, 16-, 32-, 64-bit values
- Large number of functions
- Instructions range in size from 1 byte to 17 bytes
- Design constrained by backwards compatibility
- Complexity makes simple decisions hard

X86lite:

- 64-bit signed integers
- 20 operations
- Uniform instruction encoding
- No concerns about compatibility
- Complexity (mostly) removed

But still sufficient for general purpose computing

X86(lite) schematic



X86(lite) machine state: registers

"General purpose" registers

<i>Name</i>	<i>Purpose (maybe)</i>
rax	Accumulator
rbx	Base (pointer)
rcx	Counter (for strings and loops)
rdx	Data (for I/O)
rsi	String source (pointer)
rdi	String destination (pointer)
rbp	Base pointer (bottom of the stack)
rsp	Stack pointer (top of the stack)
r08-r15	General purpose

Special registers

<i>Name</i>	<i>Purpose</i>
rip	Instruction pointer
rflags	Conditions after last op

Our first instruction

`movq src dst`

- Copy from *src* into *dst*
- *dst* is treated as a location
 - Either a register or a memory address
- *src* is treated as a value
 - *Contents* of a register or memory address
 - Or a constant or label (called an *immediate*)

Our first instruction

`movq src dst`

– Copy from *src* into *dst*

- `movq $4, %rax`
 - Moves the 64 bit value 0...0100 into register rax
- `movq %rbx, %rax`
 - Moves the *contents* of register rbx into register rax
- `movq (%rbx), %rax`
 - Moves the contents of the memory location *pointed to* by register rbx into register rax

It's already gone complicated

AT&T syntax

- Source before destination
- Prefixes for immediates (\$), registers (%)
- Mnemonic suffixes for sizes

```
movq $5, %rax
movl $5, %eax
movq $5, (%rax)
```

- Prevalent in Unix (derived) ecosystems

We'll stick to AT&T syntax in EECS665

Source
destination determined by
register name

- Size directives, sometimes

```
mov rax, 5
mov eax 5
mov dword ptr [rax], 5
```

- Used in Intel specifications/manuals
- Prevalent in Windows ecosystem

X86lite arithmetic

<i>Instruction</i>	<i>Schematic</i>	<i>Description</i>
<code>negq dst</code>	$dst \leftarrow \sim dst$	Two's complement negation
<code>addq src dst</code>	$dst \leftarrow dst + src$	Addition
<code>subq src dst</code>	$dst \leftarrow dst - src$	Subtraction
<code>imulq src dst</code>	$dst \leftarrow dst * src$	Truncated 128-bit multiplication

- The destination in `imulq` *must* be a register!
- `addq %rax, (%rbx)`
 - Memory at `rbx` gets `rax + (memory at rbx)`
- `imulq $4, %rax`
 - `rax` gets `4 * rax`

X86lite logical operators (the easy ones)

<i>Instruction</i>	<i>Schematic</i>	<i>Description</i>
<code>notq dst</code>	$dst \leftarrow \neg dst$	Bitwise negation
<code>andq src dst</code>	$dst \leftarrow src \ \& \ dst$	Bitwise AND
<code>orq src dst</code>	$dst \leftarrow src \ \ dst$	Bitwise OR
<code>xorq src dst</code>	$dst \leftarrow src \ \oplus \ dst$	Bitwise XOR

X86lite logical operators (the hard ones)

<i>Instruction</i>	<i>Schematic</i>	<i>Description</i>
<i>shlq imm dst</i>	$dst \leftarrow dst \ll amt$	Logical (or arithmetic) shift left
<i>shrq imm dst</i>	$dst \leftarrow dst \gg amt$	Logical shift right
<i>sarq imm dst</i>	$dst \leftarrow dst \ggg amt$	Arithmetic shift right

- `movb $-8, %al` *%al = 1111 1000*
- `sarlb $1, %al` *%al = 1111 1100*
- `shrlb $1, %al` *%al = 0111 1110*

X86(lite) operands

So what are src and dst really?

- *Immediate* values: 64-bit literal signed integers
- *Labels*: names for addresses (resolved before execution by assembler/linker/loader)
- *Registers*: of the general-purpose variety
- *Indirect* references: memory

X86(lite) operands: indirect references

What does “memory” mean?

- *Base*: a machine address, stored in a register
- *Index*scale*: a variable offset from the base register
- *Displacement*: a constant offset from the (indexed) base register

<i>AT&T syntax</i>	<i>Intel syntax</i>
(%rax)	[rax]
-4(%rax)	[rax-4]
(%rax, %rcx, 4)	[rax+rcx*4]
12(%rax, %rcx, 4)	[rax+rcx*4+12]

X86lite operands: indirect references

What does “memory” mean?

- *Base*: a machine address, stored in a register
- ~~*Index*scale*: a variable offset from the base register~~
- *Displacement*: a constant offset from the (indexed)

X86lite doesn't have
index*scale
addressing

AT&T syntax

(%rax)

-4(%rax)

~~(%rax, %rcx, 4)~~

~~12(%rax, %rcx, 4)~~

Intel syntax

[rax]

[rax-4]

~~[rax+rcx*4]~~

~~[rax+rcx*4+12]~~

X86(lite): indirect references

<i>Instruction</i>	<i>Schematic</i>	<i>Description</i>
<code>leaq src dst</code>	$dst \leftarrow \text{addr}(src)$	Load effective address

- Gives access to computation of indirect addresses
 - src must be an indirect reference
- `leaq -4(%ebx), %eax` $eax \leftarrow ebx-4$
- `leaq 4(%ebx, %ecx, 12), %eax` $eax \leftarrow ebx+ecx*12+4$

X86lite condition flags

X86(lite) instructions set flags as a side effect

<i>Name</i>	<i>Mnemonic</i>	<i>Meaning (set if...)</i>
OF	Overflow	Result doesn't fit in 64 bits
SF	Sign	Result was negative
ZF	Zero	Result was zero

X86 condition flags: comparisons

Flags can be used to define comparison.

<i>Condition</i>	<i>Description</i>	<i>Flags after src1-src2</i>
E	Equality	ZF
NE	Inequality	\neg ZF
G	Greater than	$(\neg$ ZF & \neg SF) \oplus OF
L	Less than	SF \oplus OF
GE	Greater than or equal	\neg SF \oplus OF
LE	Less than or equal	(SF \oplus OF) ZF

Conditional instructions (part 1)

<i>Instruction</i>	<i>Schematic</i>	<i>Description</i>
<code>cmpq src1 src2</code> <code>setCC dst</code>	$dst \leftarrow \begin{matrix} 1 & \text{if } CC, \\ 0 & \text{otherwise} \end{matrix}$	Set flags based on <i>src2-src1</i> <i>dst</i> set based on given condition code

`movq $4, %rbx`

%rbx = ... 0100

`movq $5, %rcx`

%rcx = ... 0101

`cmpq %rbx, %rcx`

of = 0, *zf* = 0, *sf* = 0

`setg %rax`

%rax = ... 0001

Code blocks and labels

- X86 assembly is organized into labeled blocks
- Labels indicates jump targets (either through conditionals or function calls)
- Labels are translated away by the linker and loader
- Designated label to start execution

```
_factorial:
    pushl   %ebp
    movl    %esp, %ebp
    subl    $8, %esp
    movl    8(%ebp), %eax
    movl    %eax, -4(%ebp)
    movl    $1, -8(%ebp)
LBB0_1:
    cmpl    $0, -4(%ebp)
    jle     LBB0_3
    movl    -8(%ebp), %eax
    imull   -4(%ebp), %eax
    movl    %eax, -8(%ebp)
    movl    -4(%ebp), %eax
    subl    $1, %eax
    movl    %eax, -4(%ebp)
    jmp     LBB0_1
LBB0_3:
    movl    -8(%ebp), %eax
    addl    $8, %esp
    popl    %ebp
    retl
```


Conditional instructions (part 2)

<i>Instruction</i>	<i>Schematic</i>	<i>Description</i>
<code>cmpq src1 src2</code> <code>setCC dst</code>	$dst \leftarrow 1 \text{ if } CC,$ $\quad \quad \quad 0 \text{ otherwise}$	Compare src1 and src2 <i>dst</i> set based on given condition code
<code>jmp src</code>	$rip \leftarrow src$	Jumps to <i>src</i>
<code>jCC dst</code>	$rip \leftarrow dst \text{ if } CC$	Jump if condition


...	$\%ebx = 4, \%ecx = 5$
<code>cmpq %rbx, %rcx</code>	$of = 0, zf = 0, sf = 0$
<code>jg _dest</code>	$rip = _dest$

The X86lite/C memory model

X86lite assumes 2^{64} bytes of memory.

Conventionally divided into three parts:

- The code & data (or "text") segment stores compiled code, constant data, &c.



The X86lite/C memory model

The heap:


- Starts low in memory and grows upwards.
- Contains dynamically allocated objects

Heap management in C:

- Objects allocated by "malloc"
- Deallocated via "free"

Heap management in Haskell:

- "Bump" allocation
- Deallocation via garbage collection




The X86lite/C memory model

The stack:

- Starts high, grows downwards
 - Register `rsp` points to the “top” of the stack, `rbp` points to the bottom of the current stack frame.
- Stores function arguments, return addresses, and local variables

<i>Instruction</i>	<i>Schematic</i>
<code>pushq src</code>	$rsp \leftarrow rsp - 8; \text{Mem}[rsp] \leftarrow src$
<code>popq dst</code>	$dst \leftarrow \text{Mem}[rsp]; rsp \leftarrow rsp + 8$



Call, and return

<i>Instruction</i>	<i>Schematic</i>	<i>Description</i>
<code>callq src</code>	<code>push rip</code> <code>rip ← src</code>	Procedure call
<code>retq</code>	<code>pop rip</code>	Return from procedure

Procedure calls are implemented using the stack:

- To call a procedure: push the current rip to the stack, then jump
- To return: jump to the address on top of the stack

Calling conventions

Implement function calls in terms of `callq/ret`: need to specify

- Locations for function arguments
- Treatment of registers:
 - “Caller-save”: freely usable by called code; caller responsible for saving values
 - “Callee-save”: called code responsible for restoring values at call
- Protocol for stack-allocated arguments
 - Caller cleans
 - Callee cleans: variable argument functions harder

32-bit calling conventions

- EAX, ECX, EDX are caller-save. All others are callee-save
- Return value in EAX, or in EAX and EDX

cdecl:

- Arguments passed right-to-left
- Caller cleans parameters after return
- Allows variable-length argument lists
- Standard in stand-alone C programs and Unix-y operating systems

pascal:

- Arguments passed right-to-left
- Callee cleans parameters before return
- “Fractionally faster” (in 1985)
- Used in Win32 API calls


We’re only going to use cdecl-like conventions

32-bit call stacks

Scenario: $f(x1, x2)$ with local variable v calls $g(y)$ with local variables $w1, w2$

Stack frame (at EBP) contains:

- Local variables (*above* EBP)
- Callee-save registers (*above* EBP)
- Return address (*below* EBP)
- Parameters (*below* EBP)



32-bit function calls: caller protocol


To call function $f(e_1, e_2, \dots, e_n)$

1. Save caller-save registers
2. Push values of $e_n \dots e_1$ onto the stack
3. `callq f`

After f returns:

1. Clean values of $e_n \dots e_1$ from the stack
2. Restore caller-saved registers


Note: return value in `eax`, `edx`.



32-bit function calls: caller protocol

To call function $f(e_1, e_2, e_3)$:

<code>push %edx</code>	{	Save registers
<code>push %ecx</code>		
<code>push -4(%ebp)</code>		
<code>push \$42</code>	{	Arguments
<code>push %ebx</code>		
<code>call _f</code>	{	Function call
<code>addl \$12, %esp</code>		
<code>pop %ecx</code>	{	Clean arguments
<code>pop %edx</code>		
	{	Restore registers




32-bit function calls: callee protocol

To implement function $f(e_1, \dots, e_n)$

1. Save old frame pointer
2. Set up new frame pointer
3. Allocate space for local variables
4. Save callee-save registers

To return from f :

1. Restore callee-save registers
2. Deallocate local variables
3. Restore frame pointer
4. Return




32-bit function calls: callee protocol

To implement function $f(x_1, \dots, x_n)$:

`_f:`

<code>push %ebp</code>	}	Frame setup
<code>mov %esp, %ebp</code>		
<code>sub \$12, %esp</code>	}	Local variables
<code>push %esi</code>		
<code>push %edi</code>	}	Save registers
<code>...</code>		
<code>pop %edi</code>	}	Function body
<code>pop %esi</code>		
<code>mov %ebp, %esp</code>	}	Restore registers
<code>pop %ebp</code>		
<code>ret</code>	}	Local variables
	}	Old frame pointer
	}	Return



64-bit function calls

- Callee-save: rbp, rbx, r12-r15
- `Return value in rax
- Parameters
 - 1-6: rdi, rsi, rdx, rcx, r8, r9
 - 7+: on the stack
- 128 byte "red zone"

