Comparing functional Embedded Domain-Specific Languages for hardware description

João Paulo Pizani Flor

Department of Information and Computing Sciences, Utrecht University

February 13th, 2014

Introduction

Hardware design Domain-Specific Languages Hardware EDSLs

Analyzed EDS

Choice criteria Chosen EDSLs Evaluation criteria

Modeled Circuits

Choice ALU Memory bank CPU

Analysis of the EDSLs

ForSyDe Coquet

Conclusions

Results Future work



```
Table of Contents
 Introduction
    Hardware design
    Domain-Specific Languages
    Hardware FDSIs
 Analyzed EDSLs
    Choice criteria
    Chosen EDSLs
    Evaluation criteria
 Modeled Circuits
    Choice
    AI U
    Memory bank
    CPU
 Analysis of the EDSLs
```

Introduction

Hardware design Domain-Specific Languages Hardware EDSLs

nalyzed EDS

Choice criteria Chosen EDSLs Evaluation criteria

Modeled Circuits

Choice ALU Memory bank CPU

Analysis of the EDSLs

ForSyDe Coquet

Coquet

Conclusio

Results Future work



Universiteit Utrecht

Conclusions

Lava ForSyDe Coquet

Section 1

Introduction

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed ED

Choice criteria Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank

Analysis of the

Lava ForSyDe

Conclusio

Results



Hardware design

Introduction

Hardware design

Domain-Specific Languages Hardware EDSL

Analyzed ED

Choice criteria
Chosen EDSLs
Evaluation criteria

Modeled Circuit

Choice ALU Memory bank

Analysis of the EDSLs

Lava ForSyDe Coquet

Camalua

Results



Domain-Specific Languages

A computer language (turing-complete or *not*) targeting a specific application domain.

Example DSLs:

- SQL (database queries)
- CSS (document formatting)
- MATLAB (Matrix programming)
- VHDL (Hardware description)

Domain-Specific Languages

ALU.

Coquet



Domain-Specific Languages

A computer language (turing-complete or *not*) targeting a specific application domain.

Example DSLs:

- SQL (database queries)
- CSS (document formatting)
- MATLAB (Matrix programming)
- VHDL (Hardware description)

A DSL can also be *embedded* in a general-purpose language.

Example EDSLs:

- ▶ Boost.Proto (C++ / parser combinators)
- Diagrams (Haskell / programmatic drawing)
- Parsec (Haskell / parser combinators)

Hardware design
Domain-Specific
Languages
Hardware FDSIs

Applyand EDSI

Choice criteria Chosen EDSLs

Modeled Circuit

Choice ALU Memory bank CPU

Analysis of the EDSLs

ForSyDe Coquet

Results



Example of an EDSL: Parsec

A simple parser for a "Game of Life"-like input format:

```
dead, alive :: Parser Bool
dead = fmap (const False) (char '.')
alive = fmap (const True) (char '*')
line :: Parser [Bool]
line = many1 (dead <|> alive)
board :: Parser [[Bool]]
board = line 'endBy1' newline
parseBoardFromFile :: FilePath -> IO [[Bool]]
parseBoardFromFile filename = do
    result <- parseFromFile board filename
    return $ either (error . show) id result
```

Introduction

Domain-Specific Languages

Choice criteria Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank CPU

Analysis of the EDSLs

ForSyDe Coquet

Conclusions
Results



Hardware EDSLs

An EDSL used for hardware design-related tasks. Can encompass:

- Modelling / description
- Simulation (validation)
- Formal verification
- Synthesis to other (lower-level) languages

Hardware EDSLs

ALU.

Coquet



Example of a hardware EDSL

Some Lava code...

Introduction

Hardware design Domain-Specific Languages

Hardware EDSLs

Analyzed ED

Choice criteria
Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank

Analysis of the

Lava ForSyDe

Conclusio

Results Future work



Section 2

Analyzed EDSLs

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed EDSLs

Choice criteria Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank

Analysis of the

Lava ForSyDe Coquet

Coquet

Conclusion

Future work



Choice criteria

Introduction

Hardware design Domain-Specific Languages Hardware EDSI

Analyzed EF

Choice criteria

Evaluation criteri

Modeled Circuit

Choice ALU Memory bank

Analysis of the EDSLs

Lava ForSyDe Coquet

Conclus

Results



Chosen EDSLs

The language we chose to evaluate, with the respective host language, were:

- ▶ Lava (Haskell chalmers-lava dialect)
- ForSyDe (Haskell)
- Coquet (Coq interactive theorem prover)

Introduction

Hardware design Domain-Specific Languages Hardware EDSLs

CI CI CI CI CI

Chosen EDSLs

Cnosen EDSLs

Modeled Circuits

Choice ALU Memory bank

Analysis of the

Lava ForSyDe Coquet

> Conclusions Results

Results Future work



Evaluation criteria

- Simulation
- Verification
- Genericity
- Depth of embedding
- Tool integration
- Extensibility

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed ED

Choice criteria
Chosen EDSLs
Evaluation criteria

M 11 16: 1

Modeled Circuits

Choice ALU Memory bank

Analysis of the

ForSyDe Coquet

Conclusio

Results
Future work



Section 3

Modeled Circuits

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed ED

Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank

Analysis of the

Lava ForSyDe Coquet

Conclusio

Conclusions Results

Future wor



Choice criteria

- Not too simple, not too complex
- Familiar to any hardware designer
 - No signal processing, etc.
- Well-defined, pre-specification
 - · Results to verify the models against

Choice

ALU.

Coquet



Chosen circuits

We cherry-picked circuits from the book "Elements of Computing Systems", as they satisfied all of our demands.




Figure: "Elements of Computing Systems" - Nisan, Schocken, available at http://www.nand2tetris.org.

Introduction

Hardware design Domain-Specific Languages Hardware EDSLs

Analyzed EDS

Choice criteria Chosen EDSLs Evaluation criteria

Modeled Circuits

Choice

ALU Memory ban CPU

Analysis of the EDSLs

ForSyD Coquet

Conclusi

Results Future work



Chosen circuits

Circuit 1 A 2-input, 16-bit-wide, simple ALU

Circuit 2 A 64-word long, 16-bit wide memory block

Circuit 3 An extremely reduced instruction set CPU, the Hack CPU.

Let's take a quick look at each of these circuit's specification...

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed ED

Choice criteria Chosen EDSLs

Modeled Circuits

Choice

ALU Memory bank CPU

Analysis of the EDSLs

ForSyDe Coquet

Conclusions
Results
Future work

Circuit 1: ALU

Some of the circuit's key characteristics:

- ▶ 2 operand inputs and 1 operand output, each 16-bit wide
- ▶ 1 output flag
- ▶ Can execute 18 different *functions*, among which:
 - · Addition, subtraction
 - Bitwise AND / OR
 - Constant outputs
 - · Addition of constants to an operand
 - Sign inversion

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed ED

Choice criteria Chosen EDSLs

Modeled Circuit

Choice ALU

ALU Memory bank CPU

Analysis of the

EDSLs Lava

ForSyDe Coquet

Conclusions
Results
Future work



Circuit 1: block diagram




Figure: Input/Output ports of circuit 1, the ALU.

Introduction

Hardware design Domain-Specific Languages Hardware EDSLs

Analyzed ED

Choice criteria Chosen EDSLs Evaluation criteria

Modeled Circuits

Choice ALU Memory bank

Analysis of the

Lava ForSyDe

Conclusi

Conclusions Results Future work



Circuit 1: specification

The behaviour of the ALU is specified by the values of the *control bits* and *flags*:

Formal definition and test cases in the book.

Introduction
Hardware design
Domain-Specific
Languages

Analyzed EDSLs
Choice criteria
Chosen EDSLs

Evaluation criteria

Choice

ALU Memory bank CPU

Analysis of the EDSLs

Lava ForSyDe Coquet

Conclusions
Results
Future work



Circuit 2: RAM64

Some of the circuit's key characteristics:

- Sequential circuit, with clock input
- ▶ 64 memory words stored, each 16-bit wide
- ▶ Address port has width log₂ 64 = 6 bit

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed EDS

Choice criteria
Chosen EDSLs

Modeled Circuits

Choice ALU

Memory bank CPU

Analysis of the

Lava ForSyDe

Coquet

Conclusions
Results
Future work



Circuit 2: block diagram




Figure: Input/Output ports of *circuit 2*, the RAM64 block.

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed ED

Choice criteria Chosen EDSLs Evaluation criteria

Modeled Circuits

ALU Memory bank

CPU

Analysis of the EDSLs

ForSyDe Coquet

Conclusion

Results Future work



Circuit 2: specification

- The output "out" holds the value at the memory line indicated by "address".
- ► Iff "load" = 1, then the value at input "in" will be loaded into memory line "address".
- ► The loaded value will be emitted on "out" at the *next* clock cycle.

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed EDSLs

Choice criteria Chosen EDSLs

Modeled Circuits

Choice ALU

Memory bank CPU

Analysis of the EDSLs

Lava ForSyDe Coquet

Results
Enture work



Circuit 3: Hack CPU

- A very reduced instruction set CPU
 - Only 2 instructions: "C" and "A"
- ▶ Follows the Harvard architecture
 - Separate address spaces for data and instruction memory.
- Instructions are 16-bits wide
 - · As well as the memory input and output
- ► Two internal registers: "D" and "A"

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed EDS

Choice criteria Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank CPU

Analysis of the

Lava ForSyDe Coquet

Conclusion

Results
Future work



Circuit 3: block diagram




Figure: Input/Output ports of circuit 3, the Hack CPU.

ALU. CPU

Coquet


Results



Circuit 3: specification

Circuit 3 runs "A" and "C" instructions, according to the Hack assembly specification.

▶ The "A" instruction: sets the "A" register.



- The value in "A" can be used:
 - As operand for a subsequent computation
 - As address for jumps

ALU. CPU

Coquet



Circuit 3: specification

Circuit 3 runs "A" and "C" instructions, according to the *Hack* assembly specification.

► The "C" instruction: sets the "C" register, performs computation or jumps.

comp	•	dest	jump
1 x x a c1 c2 c3 c4	c5 c6 d1	d2 d3	j1 j2 j3
LInstruction code	-		

- Some peculiarities:
 - Bits "c1" to "c6" control the ALU
 - · conditional or unconditional jumps
 - destination of the computation result: "A", "D", "M"

Introduction

Hardware design Domain-Specific Languages Hardware EDSLs

Analyzed EDSI

Choice criteria Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank CPU

Analysis of the EDSLs

ForSyDe Coquet

Conclusio

Results Future work



Circuit 3: specification (parts)




Figure: Parts used to build the *Hack* CPU, and their interconnection.

Introduction

Domain-Specific Languages Hardware EDSLs

inalyzed EDS

Choice criteria Chosen EDSLs Evaluation criteria

Modeled Circuits

Choice ALU Memory bank CPU

Analysis of the EDSLs
Lava

ForSyDe Coquet

Conclusio

Results Future work



Section 4

Analysis of the EDSLs

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed El

Choice criteria Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank

Analysis of the EDSLs

Lava ForSyDe

Coquet

Conclusion

Results



Lava: Adders

```
type SB = Signal Bool
halfAdder :: (SB, SB) -> (SB, SB)
halfAdder inputs = (xor2 inputs, and2 inputs)
fullAdder :: (SB, (SB, SB)) -> (SB, SB)
fullAdder (cin, (a, b)) = (s, cout)
   where
      (ab, c1) = halfAdder (a, b)
      (s, c2) = halfAdder (ab, cin)
          = or2 (c1. c2)
      cout
rippleCarryAdder :: [(SB, SB)] -> [SB]
rippleCarryAdder ab = s
    where (s, _) = row fullAdder (low, ab)
```

ALU.

Lava ForSvDe Coquet



Lava: Simulation and verification

A taste of simulation in Lava:

- Cannot be easily automated: equality of Signal is non-trivial
- And verification...

```
prop_FullAdderCommutative :: (SB, (SB, SB)) -> SB
prop_FullAdderCommutative (c, (a, b)) =
    fullAdder (c, (a, b)) <==> fullAdder (c, (b, a))
```

-- satzoo prop_FullAdderCommutative

- Advantage: Used in conjunction with an external SAT solver (e.g. Satzoo)
- Disadvantage: Only verifies instances of specific size

Introduction

Hardware design Domain-Specific Languages Hardware EDSLs

Analyzed EDSI

Choice criteria
Chosen EDSLs
Evaluation criteria

Modeled Circuits

Choice ALU Memory bank CPU

Analysis of the EDSLs

Lava ForSyDe Coquet

Conclusions
Results

Lava: ALU

```
type ALUControlBits = (SB, SB, SB, SB, SB, SB)
alu :: ([SB], [SB], ALUControlBits) -> ([SB], SB, SB)
alu (x, y, (zx, nx, zy, ny, f, no)) = (out', zr, ng)
   where x'
                = mux (zx, (x, replicate (length x) low))
                = mux (nx, (x', map inv x'))
          ٧,
                = mux (zy, (y, replicate (length x) low))
               = mux (ny, (y', map inv y'))
          out
                = let xy'' = zip x'' y''
                  in mux (f, (andl xy'', adder xy''))
          out'
                = mux (no, (out, map inv out))
                = foldl (curry and2) low out'
          zr
                = equalBool high (last out')
          ng
          adder = rippleCarryAdder
```

Introduction
Hardware design
Domain-Specific
Languages

Analyzed EDSI

Choice criteria Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank CPU

Analysis of the EDSLs

Lava ForSyDe Coquet

Conclusions Results



Remarks

- Cannot introduce new, meaningful datatypes
 - Only Signal Bool is synthesizable
 - Or tuples/lists thereof
- ▶ Input/Output types have to be *uncurried*
- Weak type-safety over the inputs/outputs
 - · Working with tuples is tiresome and has limitations
 - Lists don't enforce size constraints

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed EDS

Choice criteria
Chosen EDSLs

Madalad Cinavita

Choice ALU Memory bank

Analysis of the

EDSLs Lava

ForSyDe Coquet

Results
Future work



Lava: RAM64

```
reg :: (SB, SB) -> SB
reg (input, load) = out
    where dff = mux (load, (out, input))
          out = delay low dff
regN :: Int -> ([SB], SB) -> [SB]
regN n (input, load) = map reg $ zip input (replicate n load)
ram64Rows :: Int -> ([SB], (SB,SB,SB,SB,SB,SB), SB) -> [SB]
ram64Rows n (input, addr, load) = mux64WordN n (addr, regs)
   where memLine sel = regN n (input, sel <&> load)
                      = map memLine (decode6To64 addr)
          regs
```

Introduction
Hardware design
Domain-Specific
Languages

Analyzed EDSI

Choice criteria Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank

Analysis of the EDSLs

Lava ForSyDe Coquet

Conclusions
Results



Remarks

Positive:

- Uses host language for binding (let/where) and recursion
- Uses host language for structural combinators

Negative:

- Again, weak type-safety of lists, can cause problems at simulation
- ▶ No modularity in the generated VHDL code.

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed EDSLs

Choice criteria
Chosen EDSLs
Evaluation criteria

Modeled Circuits

Choice ALU Memory bank

Analysis of the EDSLs

Lava ForSyDe Coquet

Conclusio

Conclusions
Results
Future work



Lava: *Hack* CPU (some parts)

```
programCounter :: Int -> (SB, SB, [SB]) -> [SB]
programCounter n (reset, set, input) = out where
    incr
            = increment out
            = delay (replicate n low) increset
    out
    incinput = mux (set, (incr, input))
    increset = mux (reset, (incinput, replicate n low))
type Dest = (SB, SB, SB)
type JumpCond = (SB, SB, SB)
type CPUCtrl = (SB, SB, Dest, JumpCond, ALUCtrl)
instructionDecoder :: HackInstruction -> CPUCtrl
instructionDecoder (i0,_,_,i3,i4,i5,i6,i7,i8,i9,...,i15)
    = (aFlag, cAM, cDest, cJump, cALU) where
    aFlag = i0
    cAM = inv i3
    cDest = (i10, i11, i12)
    cJump = (i13, i14, i15)
    cALU = (i4, i5, i6, i7, i8, i9)
```

Introduction

Hardware design Domain-Specific Languages Hardware EDSLs

Analyzed EDSI

Choice criteria
Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank CPU

Analysis of the EDSLs

Lava ForSyDe Coquet

Conclusions Results

Future work

Remarks

Could benefit from:

- Fixed-length vectors
 - ForSyDe-style or with type-level naturals in recent GHC.
- Slicing operators over vectors
- Synthesizable user-defined datatypes

ALU.

Lava Coquet



ForSyDe: ALU (non-synth)

```
type S = Signal
type Word = Int16
data ALUOp = ALUSum | ALUAnd
    deriving (Typeable, Data, Show)
$(deriveLift1 ''ALUOp)
type ALUCtrl = (Bit, Bit, Bit, Bit, ALUOp, Bit)
type ALUFlag = (Bit, Bit)
bo, bb :: Bit -> Bool
bo = bitToBool
bb = boolToBit
```

Introduction

Hardware design Domain-Specific Languages Hardware EDSLs

Analyzed EDSI

Choice criteria Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank CPU

Analysis of the EDSLs

ForSyDe

Coquet

Results
Future work



ForSyDe: ALU (non-synth)

```
aluFunc :: ProcFunc (ALUCtrl -> Word -> Word -> (Word, ALUFlag))
aluFunc = $(newProcFun [d]
  aluFunc' (zx,nx,zy,ny,f,no) x y =
      (out, (bb (out == 0), bb (out < 0)))
   where
     zfzw = if bo z then 0 else w
     nf n w = if bo n then complement welse w
      (xn, yn) = (nf nx \$ zf zx \$ x, nf ny \$ zf zy \$ y)
     out
              = nf no $ case f of
                         ALUSum -> xn + yn
                         ALUAnd -> xn .&. yn |] )
aluProc :: S ALUCtrl -> S Word -> S (Word,ALUFlag)
aluProc = zipWith3SY "aluProc" aluFunc
```

ALU.

Lava ForSvDe

Coquet



ForSyDe: Muxes

```
mux2 :: S Bit -> S Word -> S Word -> S Word
mux2 = zipWith3SY "zipWith3SY" $(newProcFun [d]
  f s x y = if s == L then x else y | ])
mux2SysDef :: SysDef (S Bit -> S Word -> S Word -> S Word)
mux2SysDef = newSysDef mux2 "mux2" ["s","i1","i2"] ["o"]
mux4 :: S (FSVec D2 Bit) -> S (FSVec D4 Word) -> S Word
mux4 ss is = (mux2' "m1") (sv ! d1) m00 m01 where
  mux2' 1 = instantiate 1 mux2SysDef
          = unzipxSY "unzipSel" ss
  sv
  iv
          = unzipxSY "unzipInp" is
  m()()
          = (mux2' "m00") (sv ! d0) (iv ! d0) (iv ! d1)
  m01
          = (mux2' "m01") (sv ! d0) (iv ! d2) (iv ! d3)
mux4SysDef :: SysDef ( S (FSVec D2 Bit) -> S (FSVec D4 Word)
                    -> S Word)
mux4SysDef = newSysDef mux4 "mux4" ["s","is"] ["o"]
```

ALU.

Lava ForSvDe

Coquet

Remarks

Positive:

- Generated VHDL is very modular
 - One VHDL entity per ForSyDe component
 - Good for tool integration

Negative:

- Interface "conflicts" caused by FSVec and process constructors
 - "zip-unzip" pattern

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed EDSI

Choice criteria Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank

Analysis of the EDSLs

ForSyDe

Coquet

Results
Future work



ForSyDe: RAM64

```
reg :: S Word -> S Bit -> S Word
reg input load = out where
    out = delaySY "delay" (0 :: WordType) dff
    dff = (instantiate "mux2" mux2SysDef) load out input
ram64 :: S Word -> S (FSVec D6 Bit) -> S Bit -> S Word
ram64 input addr load = mux' addr (zipxSY "zipRows" rs) where
          = instantiate "mux" mux64SysDef
 mux'
  decoder' = instantiate "decoder" decode6To64SysDef
  reg' l = instantiate l regSvsDef
  and' l = instantiate l andSysDef
  r(s,l) = (reg' l) input ((and' (l ++ ":and")) load s)
  rs'
         = unzipxSY "unzipAddr" $ decoder' addr
                                                               Lava
          = V.map r $ V.zip rs' (V.map (\n -> "r" ++ show n)
  rs
                                 (V.unsafeVector d64 [0..63]))
ram64SysDef = newSysDef ram64 "ram64" ["i", "a", "l"] ["o"]
```

ALU.

ForSyDe

Coquet

Remarks

- ► Component instantiation
 - Introduces hierarchy in the design
 - Influences generated VHDL
- Manual name management
 - Error-prone
 - Every process must have a unique identifier
 - Already was a (lesser) issue with the muxes

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed EDS

Choice criteria Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank

Analysis of the

Lava ForSyDe

Coquet

Results
Future work



ForSyDe: Hack CPU (part)

```
type HackInstruction = FSVec D16 Bit
type Dest = (Bit, Bit, Bit)
type Jump = (Bit, Bit, Bit)
instructionDecoder :: S HackInstruction
                     -> S (Bit, Bit, Dest, Jump, ALUCtrl)
instructionDecoder = mapSY "mapSYdecoder" decoderFun where
  decoderFun = $(newProcFun [d]
    f :: HackInstruction -> (Bit, Bit, Dest, Jump, ALUCtrl)
   fi = (i!d0
          , not (i!d3)
          , (i!d10, i!d11, i!d12)
          , (i!d13, i!d14, i!d15)
          , (i!d4, i!d5, i!d6, i!d7, i!d8, i!d9)
          ) [])
```

Introduction

Hardware design
Domain-Specific
Languages
Hardware EDSLs

nalvzed EDS

hoice criteria hosen EDSLs

Modeled Circuits

Choice ALU Memory bank CPU

Analysis of the EDSLs

Lava ForSyDe

Coquet

Conclusions
Results
Future work



ForSyDe: synthesis restrictions

- ProcEun
- Runtime VHDL generation error

Introduction

Hardware design Domain-Specific Languages Hardware EDSLs

Analyzed ED

Choice criteria Chosen EDSLs Evaluation criteria

Modeled Circuit

Choice ALU Memory bank CPU

Analysis of the EDSLs

Lava ForSyDe

Coquet

Conclus

Results



The Circuit type

```
Context {tech : Techno}
Inductive Circuit: Type -> Type -> Type :=
| Atom : forall {n m : Type} {Hfn : Fin n} {Hfm : Fin m},
             techno n m -> Circuit n m
 Plug : forall {n m : Type} {Hfn : Fin n} {Hfm : Fin m}
            (f : m -> n), Circuit n m
 Ser : forall {n m p : Type},
             Circuit n m -> Circuit m p -> Circuit n p
 Par : forall {n m p q : Type},
             Circuit n p -> Circuit m q
             \rightarrow Circuit (n + m) (p + q)
 Loop: forall {n m p : Type},
             Circuit (n + p) (n + p) -> Circuit n m
```

Introduction
Hardware design
Domain-Specific
Languages

Analyzed EDSI

Choice criteria Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank CPU

Analysis of the EDSLs

ForSyDe

Coquet

Conclusions
Results
Future work



Coquet

```
Definition HADD a b s c: circuit ([:a] + [:b]) ([:s] + [:c])
      Fork2 ([:a] + [:b])
    |> (XOR a b s & AND a b c).
```

: = Chosen EDSLs

ALU

Coquet

Results



Coquet

```
Program Definition FADD a b cin sum cout :
    circuit ([:cin] + ([:a] + [:b])) ([:sum] + [:cout]) :=
   (ONE [: cin] & HADD a b "s" "co1")
|> Rewire (* (a, (b,c)) => ((a,b), c) *)
> (HADD cin "s" sum "co2" & ONE [: "co1"])
|> Rewire (* ((a,b), c) => (a, (b,c)) *)
|> (ONE [:sum] & OR "co2" "co1" cout).
Next Obligation. revert H; plug_def. Defined.
Next Obligation. plug_auto. Defined.
Next Obligation. revert H; plug_def. Defined.
Next Obligation. plug_auto.Defined.
```

Introduction

Hardware design Domain-Specific Languages Hardware EDSLs

Analyzed EDS

Choice criteria Chosen EDSLs

Modeled Circuit

Choice ALU Memory bank

Analysis of the EDSLs

Lava ForSyDe

Coquet

Conclusions
Results
Future work



Coquet: Meaning relation

```
Inductive Sem : forall {n} {m},
   C \cap m \rightarrow (n \rightarrow Data) \rightarrow (m \rightarrow Data) \rightarrow Prop :=
| KAtom: forall n m {Hfn: Fin n} {Hfm: Fin m}
           (t: techno n m) i o, spec t i o -> Sem (Atom t) i o
| KSer: forall n m p (x: C n m) (y: C m p) i mid o,
         Sem x i mid -> Sem y mid o -> Sem (Ser x y) i o
 KPar: forall n m p q (x: C n p) (y: C m q) i o
             Sem x (select_left i) (select_left o)
         -> Sem y (select_right i) (select_right o)
         -> Sem (Par x v) i o
| KPlug: forall n m {Hfn: Fin n} {Hfm: Fin m} (f: m -> n) i,
          Sem (Plug f) i (Data.lift f i)
 KLoop: forall n m l (x: C (n + l) (m + l)) i o ret,
              Sem x (Data.app i ret) (Data.app o ret)
          -> Sem (Loop x) i o
```

ALU.

Lava

Coquet

Coquet: Specification

Hardware design Domain-Specific Languages Hardware EDSLs

Analyzed EDSL

Choice criteria Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank

Analysis of the EDSLs

Lava ForSyDe Coquet

Conclusions

Results
Future work



Coquet: Correctness proofs

```
Instance HADD_Implement {a b s c}:
    Implement (HADD a b s c) _ _
        (fun (x : bool * bool) =>
            match x with (a,b) => (xorb a b, andb a b) end).
Proof.
    unfold HADD; intros ins outs H; tac.
Qed.
```

Introduction

Hardware design Domain-Specific Languages Hardware EDSLs

Analyzed EDS

Choice criteria
Chosen EDSLs

Modeled Circuits

Choice ALU Mamony bank

ALU Memory bank CPU

Analysis of the EDSLs

Lava ForSyDe

Coquet

Conclusions Results



Coquet: How to prove correctness

```
Ltac tac :=
    rinvert;
                             (* destruct the circuit *)
    realise_all;
                             (* use the hint data-base *)
    unreify_all bool;
                             (* unreify *)
    destruct_all;
                             (* destruct the booleans *)
    intros_all;
    clear;
```

ALU.

Coquet



Universiteit Utrecht

boolean_eq.

Section 5

Conclusions

Introduction

Domain-Specific Languages Hardware EDSLs

Analyzed ED

Choice criteria Chosen EDSLs

Modeled Circuits

Choice ALU Memory bank CPU

Analysis of the

Lava ForSyDe Coquet

Conclusions

Results



Results

Introduction

Domain-Specific Languages Hardware FDSI

Analyzed ED

Choice criteria Chosen EDSLs Evaluation criteria

Modeled Circuit

Choice ALU Memory bank

Analysis of the

Lava ForSyDe

Conclusio

Results



Future work

Introduction

Hardware design Domain-Specific Languages Hardware EDSI

Analyzed ED

Choice criteria
Chosen EDSLs
Evaluation criteria

Modeled Circuit

Choice ALU Memory bank

Analysis of the EDSLs

Lava ForSyDe

Conclusio

Results

Future work



Thank you!

Questions?

