


Sheet: /		
File: manila_ice.sch		
Title: manila ICE		
Size: A4	Date:	Rev: 1.0
KiCad E.D.A. kicad 5.1.4		Id: 1/11



Datasheet doesn't specify decoupling, so allocate one cap per pin

Sheet: /SDRAM/
File: SDRAM.sch


Title: manila iCE

Size: A4
KiCad E.D.A. kicad 5.1.4

Date:

Rev: 1.0


Id: 2/11




Datsheet Table 13 shows some pin strapping options.
 PHYAD= 000 (use any address)
 AN= 11 (advertise all capabilities)
 TXDLY= 1 (add 2ns delay to TXC to allow TXD latching)
 RXDLY= 1 (add 2ns delay to TXC to allow RXD latching)
 MODE = 0 (GMII)
 SELRGV = 1 (3V3 signalling)


See datasheet section 9.1 for PSU layout.


Centre tap and ground connection is as per RTL8211C(L)
 Layout Guide (as found on Baidu).
 This is the closed document I could find without an NDA.
 This is Bob Smith termination.




Sheet: /ETHERNET/	
File: ETHERNET.sch	
Title: manila iCE	
Size: A4	Date:
KiCad E.D.A. kicad 5.1.4	Rev: 1.0
	Id: 4/11







TODO: Change for real part: M24C64-RMN6TP
JLC C79988



Sheet: /EEPROM/
File: EEPROM.sch

Title: manila iCE


Title: manila iCE		
Size: A4	Date:	Rev: 1.0
KiCad E.D.A. kicad 5.1.4		Id: 9/11

Size: A4	Date:
KiCad E.D.A. kicad 5.1.4	

Rev: 1.0
Id: 9/11

3A max output.
Designed using TI webench (tweaked from default values)
Inductor value is a little low, but allows part reuse

Vref = 0.8V



Sheet: /1V2_REG/
File: REGULATOR.sch


Title: manila iCE

Size: A4
KiCad E.D.A. kicad 5.1.4

Date:

Rev: 1.0

Id: 10/11

$$V_{ref} = 0.8V$$


Title: manila iCE

KiCad E.D.A.	kiCad 5.1.4
--------------	-------------

ad 5.1.4

Id: 11/11

Id: 11/11