DESCRIPTION

The organization of this device allows byte storage of data, including parity. Where parity is not monitored, the ninth bit can be used as a tag or status indicator for each word stored. Ideal for scratch-pad, push-down stacks, buffer memories, and other internal memory applications in which cost and performance requirements dictate a wide data path in favor of word depth.

The 82S09/19 features open collector outputs, chip enable input, and a very low current pnp input structure to enhance memory expansion.

During Write operation, the 82S19 output goes to a "1".

The 82S09/19 is available in the commercial and military temperature ranges. For the commercial temperature ranges (0°C to +75°C) specify N82S09/19, For N and for the military temperature range (-55°C to +125°C) specify S82S09/19 I, R or F.

FEATURES

Address access time:

N82S09: 45ns max S82S09: 80ns max N82S19: 35ns max S82S19: 60ns max

Write cycle time:

N82S09/19: 45ns max S82S09: 80ns max S82S19: 70ns max

- Power dissipation: 1.3mW/bit typ
- Input loading:


N82S09/19: -100μ A max S82S09/19: -150μ A max

- On-chip address decoding
- Schottky clamped
- Fully TTL compatible
- 82S09 Output is Non-Blanked During Write
- 82S19 Output is Blanked During Write

APPLICATIONS

- Buffer memory
- Control register
- FIFO memory
- Push down stack
- Scratch pad

PIN CONFIGURATION




TRUTH TABLE

MODE	CE	WE	I _N	ŌN					
				82509	82519				
Read	0	1	x	Complement	ent of data stored				
Write "0"	0	0	0	1	1				
Write "1"	0	0	1 1	0	1				
Disabled	1	x	x	1	1				

X = Don't care

BLOCK DIAGRAM



J

576-BIT BIPOLAR RAM (64×9)

82S09/82S19 (O.C.)

ABSOLUTE MAXIMUM RATINGS

PARAMETER		RATING	UNIT
VCC	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
	Output voltage		Vdc
VOH	High	+5.5	
TA	Temperature range		°C
	Operating		
	N82S09/19	0 to +75	
	S82S09/19	-55 to +125	
TSTG	Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS 1,7 N82S09/19: $0^{\circ}\text{C} \le T_{\text{A}} \le +75^{\circ}\text{C}$, $4.75\text{V} \le \text{V}_{\text{CC}} \le 5.25\text{V}$ S82S09/19: $-55^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$, $4.75\text{V} \le \text{V}_{\text{CC}} \le 5.25\text{V}$

	Danas = =================================			182509	19	S			
	PARAMETER ¹	TEST CONDITIONS	Min	Тур	Max	Min	Тур	Max	UNIT
	Input voltage								V
٧ _{IL}	Low	V _{CC} = Min			.85			.80	
VIH	High	V _{CC} = Max	2.0		ļ	2.2			
VIC	Clamp ²	V _{CC} = Min, I _{IN} = -12mA			-1.5			-1.5	
	Output voltage					<u> </u>			v
VOL	Low ³	V _{CC} = Min,			0.5			0.5	
		IOL = 8.0mA							
	Input current								μΑ
liL.	Low	V _{IN} = 0.45V		1	-100		J	-150	"
Ш	High	V _{IN} = 5.5V			25			40	
	Output current							_	μА
OLK	Leakage ⁴	V _{CC} = Max, V _{OUT} = 5.5V			40		1	60	"
Icc	V _{CC} supply current ⁵	V _{CC} = Max			190			200	mA
	Capacitance	V _{CC} = 5.0V							pF
CIN	Input	V _{IN} = 2.0V		5			5		-
COUT	Output	V _{OUT} = 2.0V		8			8		

Refer to notes on next page.

AC ELECTRICAL CHARACTERISTICS⁷


R₁ = 600Ω, R₂ = 900Ω, C_L = 30pF, for 82S09 R₁ = 510Ω, R₂ = 750Ω, C_L = 30pF, for 82S19 N82S19: 0° \leq T_A \leq +75°C, 4.75V \leq V_{CC} \leq 5.25V S82S19: -55°C \leq T_A \leq +125°C, 4.75V \leq V_{CC} \leq 5.25V

	PARAMETER	то	FROM	N82S09		9	S82S09			N82\$19			S82S19			
				Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UNIT
T _{AA} TCE	Access time Address Chip enable					45 30			80 50			35 25			60 40	ns
T _{CD} T _{WD} T _{WR}	Disable time Valid time Write recovery time	Output Output Output	Chip enable Write enable Write enable			30 50			50 80			25 25 25			35 50 50	ns ns
T _{WSA} T _{WHA}	Setup and hold time Setup time Hold time	Write enable	Address	5 5			10 20			5 5			10 10			ns
TWSD TWHD	Setup time Hold time	Write enable	Data in	35 5			50 5		,	30 5			45 5			
TWSC TWHC	Setup time Hold time	Write enable	CE	5 5			10 10		-	5 5			10 10			
TWP	Pulse width Write enable ⁶			35			50			35			50			ns


NOTES

- 1. All voltage values are with respect to network ground terminal.
- 2. Test each input one at a time.
- Measured with the logic low stored. Output sink current is supplied through a resistor to Voc.
- 4. Measured with V_{IH} applied to CE.
- I_{CC} is measured with the write enable and chip enable input grounded, all other inputs at 4.5V, and the outputs open.
- 6. Minimum required to guarantee a Write into the slowest bit.
- The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a 2-minute warm-up.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM





5


576-BIT BIPOLAR RAM (64×9)

82S09/82S19 (O.C.)

TIMING DIAGRAMS







MEMORY TIMING DEFINITIONS

TCE Delay between beginning of Chip Enable low (with Address valid) and when Data Output becomes valid.

T_{CD} Delay between when Chip Enable becomes high and Data Output is in off state.

TAA Delay between beginning of valid Address (with Chip Enable low) and when Data Output becomes valid

TWSC Required delay between beginning of valid Chip Enable and beginning of Write Enable pulse.

TWHD Required delay between end of Write Enable pulse and end of valid Input Data.

Twp Width of Write Enable pulse.

TWSA Required delay between beginning of valid Address and beginning of Write Enable pulse.

TWSD Required delay between beginning of valid Data Input and end of Write Enable pulse.

TWD Delay between beginning of Write Enable pulse and when Data Output goes high (blanks).

TWHC Required delay between end of Write Enable pulse and end of Chip Enable.

TWHA Required delay between end of Write Enable pulse and end of valid Address.

TWR Delay between end of Write Enable pulse and when Data Output becomes valid. (Assuming address still valid.)

TWA Delay between beginning of Write Enable pulse and when data output reflects complement of data input.