Block or report user

Report or block jotego

Hide content and notifications from this user.

Contact Support about this user’s behavior.

Report abuse

Popular repositories

  1. jt12

    FM sound source written in Verilog, fully compatible with YM2612

    Verilog 17 1

  2. jt51

    YM2151 clone in verilog. FPGA proven.

    VHDL 8

  3. jt_gng

    Replica of Ghosts'n Goblins arcade hardware verilog and also on MiST platform

    Verilog 7

  4. jt89

    sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility

    Verilog 3

  5. jtx

    Firmware-based Yamaha OPN core for FPGA implementation

    C++ 3

  6. contaeuro

    Aplicación web de contabilidad personal con soporte multiusuario.

102 contributions in the last year

Oct Nov Dec Jan Feb Mar Apr May Jun Jul Aug Sep Oct Mon Wed Fri

Contribution activity

October 2018

Created an issue in jotego/jt12 that received 11 comments

Wrong initial values

Some games have wrong sound for a while or forever depending on initial value of registers. Note that initial values of jt12_opram may not get impl…


Seeing something unexpected? Take a look at the GitHub profile guide.