Name:	Unity ID:	Student ID:

CSC-501: Operating Systems Principles (Fall 2015) I'm in Monterey; You're Taking an Exam

Please Read All Questions Carefully!

There are ten (10) total numbered pages.

Please put your Name, Unity ID, and student ID on THIS page, and JUST YOUR student ID (but NOT YOUR NAME or UNITY ID) on every other page.

Why are you doing this? So I can grade the exam anonymously. So, particularly important if you think I have something against you! But of course, I don't. Probably.

The exam is closed everything (books, notes, discussion, cell phone, and computer), but you can have one double-sided letter-size cheat-sheet. You have 75 minutes.

Your work must be individual. Cheating will be punished instantly. Please focus on your own exam.

Name:	
Unity ID:	
Student ID:	

Namo:	Unity ID:	Student ID:
Name:	Unity ID:	Student id:

Grading Page

	Points	Total Possible
Q1		10
Q2		10
Q3		15
Q4		15
Q5		15
Q6		15
Q7		10 (bonus 10)
Total		100 (bonus 10)

Name:	Unity ID:	Student ID:	
I hope I can still answer	questions you may have during the	exam, but I am in Monterey.	
Check the previous grad	ing page to see how many points each	ch program worth.	
Anyway, please read ea	ch question carefully and arrange	your time wisely!	
Good luck!			

Traine: State it is:	Name:	Unity ID:	Student ID:
----------------------	-------	-----------	-------------

1. **Basics of Scheduling:** Scheduling policies can be easily depicted with some graphs. For example, let's say we run job A for time units, and then run B for 10 time units. Our graph of this policy might look like this:

In the following, let's draw a few of these pictures.

(a) Draw a picture of Shortest Job First (SJF) scheduling with three jobs, A, B, and C, with run times of 5, 10, and 15 time units, respectively.

Make sure to LABEL the x-axis appropriately.



(b) What is the average TURNAROUND TIME for SJF for jobs A, B, and C?

(c) Draw a picture of ROUND-ROBIN SCHEDULING for jobs A, B, and C, which each run for 6 time units, assuming a 2-time-unit time slice; also assume that the scheduler (S) takes 1 time unit to make a scheduling decision.

Make sure to LABEL the x-axis appropriately.



(d) What is the average RESPONSE TIME for round robin for jobs A, B, and C?

(e) What is the average TURNAROUND TIME for round robin for jobs A, B, and C?

	Name:	Unity ID:	Student ID:
2.		stion, we'll examine some subtle ese small changes are on the beha	differences within an OS; your job is to avior of the operating system
	should we put the job at the		ses when a new job arrives in the system: ck? Does this subtle difference make a her way? (Explain)

(b) The multi-level feedback queue policy periodically moves all jobs back to the top-most queue. On a particular system, this is usually done every 10 seconds; the subtle difference we examine is that this value has been shortened to 1 second. How does this subtle difference affect the MLFQ scheduler? In general, what is the effect of shortening this value?

(c) The timer interrupt is a key mechanism used by the OS. Usually, it waits some amount of time (say 10 milliseconds) and then interrupts the CPU. In this subtle difference, the interrupt is not based on time but rather based on the number of TLB misses the CPU encounters; once a certain number of TLB misses take place, the CPU is interrupted and the OS runs. How does this subtle difference affect the timer interrupt and its usefulness?

	Name:	Unity ID:	Student ID:	
3.	Paging and Page Tal	ples. Assume the following: a 32-b	it virtual address space, with a 1KB pag	ge size.
	(a) How many bits as	e in the <i>offset</i> portion of the virtua	address?	
	(b) How many bits as	e in the VPN portion of the virtual	address?	
	Now, let's focus on the table:	e page table. Assume each page ta	ole entry is 4 bytes in size. Assuming a	linear page
	(c) How many entrie	s are in the table?		
	(d) What is the total	size of the table?		
	(e) In a live system, l	now much memory would be occup	pied by page tables? (What factors affect	et this?)
	directory to point to p (as discussed in class)	age-sized chunks of the page table. To access such a table, the VPN i	the idea of a <i>multi-level page table</i> , wh Assume we wish to build such a table, s split into two components: the VPN _{Pa} nich indexes into the page of the page ta	with two levels
	(f) How many PTEs	fit onto a single page in this system	n?	
	(g) How many bits a	re thus needed in the VPNChunkIndex	?	
	(h) How many bits as	re needed in the VPNPageDir?		
	(i) How much memo	ry is needed for the page directory	?	
		owing memory allocations, write d) how much memory a linear page	own both (a) how much memory our m table consumes:	ulti-level page
	pages. The stack		e instructions. The heap starts at page 1 s space, grows backward, and uses 3 to	
	• Linear page	able size?		
	(k) Code is located a	address 0 and there are 100 4-byte	e instructions. The heap starts at page 1	and uses 1000

- Linear page table size?
- (l) The entire address space (every page) is used by the process.
 - Multi-level page table size?

Multi-level page table size?

• Linear page table size?

total pages. The stack starts at the other end, grows backwards, and uses 1000 total pages.

Name:	Unity ID:	Student ID:
-------	-----------	-------------

4. **Tracing Virtual Memory.** This question asks you to consider everything that happens in a system on a memory reference. Assume the following: 32-bit virtual addresses, 4KB page size, a 32-entry TLB, linear page tables (if it matters), and LRU replacement policies whenever such a policy might be needed by either hardware or software. Assume further that there are only 1024 pages of physical memory available. In this question, you will be running some test code and saying what happens when that code is run.

Before the test code is run, though, the following initialization code is run once (before testing begins). This code simply allocates (NUM PAGES*PAGE SIZE) number of bytes and then sets the first integer on each page to 0, where PAGE SIZE is 4KB (as above) and NUM PAGES is a constant (defined below). Assume malloc() returns page-aligned data in this example.

```
// allocate NUM_PAGES*PAGE_SIZE bytes
void *orig = malloc(NUM_PAGES * PAGE_SIZE);

void *ptr = (int *) orig;
for (i = 0; i < NUM_PAGES; i++) {
   *ptr = 0; // init first value on each page
   ptr += PAGE_SIZE;
}</pre>
```

The code we are now interested in running, which we will call the test code, is the following:

```
ptr =(int *) orig;
for (i = 0; i < NUM_PAGES; i++) {
  int x = *ptr; // load value pointed to by ptr
  ptr += PAGE_SIZE;
}
```

For these questions, assume we are only interested in memory references to the malloc'd region through ptr (that is, ignore stores to x and instruction fetches). How many TLB hits, TLB misses, and page faults occur during the test code when ...

. .

TLB hits

TLB misses

Page Faults

- (a) NUM PAGES is 16?
- (b) NUM PAGES is 32?
- (c) NUM PAGES is 2048?

Assume a memory reference takes roughly time M and that a disk access takes time D. How long does the test code take to run (approximately), in terms of M and D, when...

TLB hits

TLB misses

Page Faults

- (d) NUM PAGES is 16?
- (e) NUM PAGES is 32?
- (f) NUM PAGES is 2048?

Now assume we change the various replacement policies in the system to MRU. Given this change, how long does the test code take to run (approximately), in terms of M and D, when...

TLB hits

TLB misses

Page Faults

- (g) NUM PAGES is 16?
- (h) NUM PAGES is 32?
- (i) NUM PAGES is 2048?

Finally, assume you are to run this code on a new machine that you know very little about. In fact, you wish to use the test code to *learn* how big the TLB is and how much memory is on the given system.

(j) How could you use the test code above to learn these facts about the physical hardware?

Name:	Unity ID:	Student ID:

5. Code, Segments. Code Segments?

We have the following segment table:

Segment	Base	Bounds	Protection
0	0x1000	0x100	Read
1	0x2000	0x200	Read/Write
2	0x5000	0x500	Read/Write

The segment number is taken from the top two bits of each 32-bit virtual address, whereas the rest of each address is the offset into the segment. We then observe this series of accesses and resulting translations, each of which seems to be wrong in some way. Your job: in what way is each translation wrong? In other words, what should each access have done in comparison to what it did do? (Note: each may be wrong in a different way)

- (f) Load $0x00000010 \rightarrow Segmentation violation$
- (g) Load $0x40000300 \rightarrow Loaded$ word from physical address 0x00002300
- (h) Load $0x80000300 \rightarrow$ Loaded word from physical address 0x00002300
- (i) Store $0x00000050 \rightarrow$ Stored word to physical address 0x00001050
- (j) Load 0xC0000010 → Loaded word from physical address 0x00000010

Now, assume we have a system with the following setup. There are two segments supported by the hardware. Address spaces are small (1KB), and the amount of physical memory on the system is 16KB. Assume that the segment-0 base register has the value 1KB, and its bounds (size) is set to 300 bytes; this segment grows upward. Assume the segment 1-base register has the value 5KB in it, and its bound is also 300; this segment grows downward (the negative direction).

Assume we have the following program:

```
void *ptr = 20;
while (ptr <= 1024) {
  int x = *((int *)ptr); // LINE 1: read what is at address 'ptr'
  ptr = ptr + 20; // LINE 2: increment 'ptr' to a new address
}</pre>
```

- (k) What virtual addresses are generated by this program at LINE 1 by dereferencing ptr, assuming the program runs to completion? (Please just list the addresses as generated by the loads from memory via the dereferencing of ptr; don't worry about instruction fetches or the store into x, for example)
- (1) What physical addresses will be generated by dereferencing ptr before the program crashes?
- (m) For those virtual addresses in (k), what virtual addresses are legal but have not been dereferenced as the program crashes? List these virtual addresses and their corresponding physical addresses.

Name:	Unity ID:	Student ID:

6. **Concurrency:** You are given multi-threaded code and the initial state (the "inputs") of the program. Your task is to figure out the possible outputs of the code.

Here is the initial state of some variables in the first program we examine:

```
int g = 10;
int *f = NULL;
```

Here are the code snippets for each of two threads:

(a) What are all the possible outputs of this program, given an arbitrary interleaving of Threads 1 and 2?

The code gets rewritten as follows, to make the lock more "fine grained" by moving the "other stuff" out of the critical section:

(b) What are all the possible outputs of the program now?

(c) You've been taught that locks around critical sections prevent "bad things" from happening. Is that true in part (b)? If so, why? If not, why not?

Name:	Unity ID:	Student ID:
	/	

Let's examine another program, again with two threads:

- (d) What are the possible outputs of this program, given an arbitrary interleaving of Threads 1 and 2?
- (e) How could we re-write the code such that Thread 2 would only run after "hello" has been printed at least one time?

7. **Lock Implementation.** You are given a new atomic primitive, called FetchAndSubtract(). It executes as a single atomic instruction, and is defined as follows:

```
int FetchAndSubtract(int *location) {
  int value = *location; // read the value pointed to by location
  *location = value - 1; // decrement it, and store result back
  return value; // return old value
}
```

You are given the task: write the lock_init(), lock(), and unlock() routines (and define a lock_t structure) that use FetchAndSubtract() to implement a working lock. (You will get 10 points as bonus if you write two significantly different implementations)