Skip to content

kadu-v/Chisel7SegLED

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

8 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Chisel7SegLED

How to generate Verilog code

$ sbt run Elaborate --target-dir out

How to generate Vcd file of test

$ testOnly top.TopSepc -- -DwriteVcd=1

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages