


Timers CCP Module

Dpt. Enginyeria de Sistemes, Automàtica i Informàtica Industrial

Introduction

- **Time** is represented by the count in a timer.
- There are many applications that cannot be implemented without a timer:
 - 1. Event arrival time recording and comparison
 - 2. Periodic interrupt generation
 - 3. Pulse width and period measurement
 - 4. Frequency and duty cycle measurement
 - 5. Generation of waveforms with certain frequency and duty cycle
 - 6. Time references
 - 7. Event counting
 - 8. Others




The PIC18 Timer System

- A PIC18F45K22 microcontroller has up to 7 timers: Timer 0... Timer 6.
- Timer 0, Timer 1, Timer 3 and Timer 5 are 16-bit timers whereas Timer 2, Timer 4 and Timer 6 are 8-bit.
- When a timer rolls over, an interrupt may be generated if it is enabled.
- Timer 2, Timer 4 and Timer 6 use instruction cycle clock as the clock source whereas the other timers may also use external clock input as the clock source.
- Timer 0 is designed to act as a time base (core interrupt) while the other timers are in the peripheral group (alternate time base and CCP operation).

The PIC18 Timer0


- Can be configured as 8-bit or 16-bit
- Is a timer/counter depending upon the clock source.
- An interrupt may be requested when Timer0 rolls over from 0xFFFF to 0x0000.
- Operation is controlled by the T0CON register.




values after Reset	TOCON Register										
arter Reset	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
	TMR0ON T08BIT T0CS T0SE PSA T0PS<2:03										
	bit 7							bit 0			
	bit 7	TMR0ON: Tim	ner0 On/Off Co	ontrol bit							
		1 = Enables T 0 = Stops Time									
	bit 6 T08BIT: Timer0 8-bit/16-bit Control bit										
	1 = Timer0 is configured as an 8-bit timer/counter 0 = Timer0 is configured as a 16-bit timer/counter										
	bit 5 T0CS: Timer0 Clock Source Select bit										
		1 = Transition									
		0 = Internal instruction cycle clock (CLKOUT)									
	bit 4	bit 4 T0SE: Timer0 Source Edge Select bit									
	1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin										
	bit 3	PSA: Timer0 I	Prescaler Assi	gnment bit							
	 1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler. 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output. 										
	bit 2-0	T0PS<2:0>: T	imer0 Prescal	er Select bits							
		111 = 1:256 p									
		110 = 1:128 p									
		101 = 1:64 pro									
		011 = 1:16 pr									
		010 = 1:8 pre									
		001 = 1:4 pro									

The PIC18 Timer1/3/5

- Is a 16-bit timer/counter depending upon the clock source.
- An interrupt may be requested when TimerX rolls over from 0xFFFF to 0x0000.
- TimerX operation is controlled by the TxCON and TxGCON register.
- These timers have a number of frequency input sources and a complex gate enable circuitry (if TMRxGE=1)
- These timers can be used to create time delays and measure the frequency of an unknown signal (using the CCP modules).





TxCON Register (x=1/3/5)

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/0	R/W-0/u
TMRxC	TMRxCS<1:0> TxCKPS<1		S<1:0>	TxSOSCEN	TxSYNC	TxRD16	TMRxON
bit 7							bit 0

TMRxCS<1:0>: Timer1/3/5 Clock Source Select bits TMRXCS<1:0>: Timer1/3/5 Clock Source Select bits

11 = Reserved. Do not use.

10 = Timer1/3/5 clock source is pin or oscillator:

If TXSOSCEN = 0:

External clock from TxCKI pin (on the rising edge)

If TXSOSCEN = 1:

Crystal oscillator on SOSCI/SOSCO pins

01 = Timer1/3/5 clock source is system clock (Fosc)

00 = Timer1/3/5 clock source is instruction clock (Fosc/4) bit 5-4 TxCKPS<1:0>: Timer1/3/5 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value TxSOSCEN: Secondary Oscillator Enable Control bit Dedicated Secondary oscillator circuit enabled
 Dedicated Secondary oscillator circuit disabled TxSYNC: Timer1/3/5 External Clock Input Synchronization Control bit bit 2 TMRxCS<1:0> = 1X

1 = Do not synchronize external clock input

0 = Synchronize external clock input with system clock (Fosc) $\frac{\text{IMRxCS} < 1:0>}{\text{This bit is ignored. Timer1/3/5}}$ uses the internal clock when TMRxCS<1:0> = 1x. TxRD16: 16-Bit Read/Write Mode Enable bit

1 = Enables register read/write of Timer1/3/5 in one 16-bit operation

0 = Enables register read/write of Timer1/3/5 in two 8-bit operation bit 0 TMRxON: Timer1/3/5 On bit 1 = Enables Timer1/3/5 0 = Stops Timer1/3/5 Clears Timer1/3/5 Gate flip-flop

TxGCON Register (x=1/3/5)

REGISTER 12-2: TXGCON: TIMER1/3/5 GATE CONTROL REGISTER


	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u	
Г	TMRxGE	TxGPOL	TxGTM	TxGSPM	TxGGO/DONE	TxGVAL	TxGSS<1:0>		
t	oit 7							bit 0	ĺ

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged -n/n = Value at POR and BOR/Value at all other Res '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware

bit 7	TMRxGE: Timer1/3/5 Gate Enable bit ITMRxGE=0 !!! TMRxGE=0 !!!						
	This bit is ignored						
	If TMRxON = 1: 1 = Timer1/3/5 counting is controlled by the Timer1/3/5 gate function						
	0 = Timer1/3/5 counts regardless of Timer1/3/5 gate function						
bit 6	TxGPOL: Timer1/3/5 Gate Polarity bit						
	1 = Timer1/3/5 gate is active-high (Timer1/3/5 counts when gate is high)						
	0 = Timer1/3/5 gate is active-low (Timer1/3/5 counts when gate is low)						
bit 5	TxGTM: Timer1/3/5 Gate Toggle Mode bit						
	1 = Timer1/3/5 Gate Toggle mode is enabled 0 = Timer1/3/5 Gate Toggle mode is disabled and toggle flip-flop is cleared						
	Timer1/3/5 gate flip-flop toggles on every rising edge.						
bit 4	TxGSPM: Timer1/3/5 Gate Single-Pulse Mode bit						
	1 = Timer1/3/5 gate Single-Pulse mode is enabled and is controlling Timer1/3/5 gate 0 = Timer1/3/5 gate Single-Pulse mode is disabled						
bit 3	TxGGO/DONE: Timer1/3/5 Gate Single-Pulse Acquisition Status bit						
	1 = Timer1/3/5 gate single-pulse acquisition is ready, waiting for an edge						
	 = Timer1/3/5 gate single-pulse acquisition has completed or has not been started This bit is automatically cleared when TxGSPM is cleared. 						
bit 2	TxGVAL: Timer1/3/5 Gate Current State bit						
	Indicates the current state of the Timer1/3/5 gate that could be provided to TMRxH:TMRxL. Unaffected by Timer1/3/5 Gate Enable (TMRxGE).						
bit 1-0	TxGSS<1:0>: Timer1/3/5 Gate Source Select bits						
	00 = Timer1/3/5 Gate pin						
	01 = Timer2/4/6 Match PR2/4/6 output (See Table 12-5 for proper timer match selection)						
	10 = Comparator 1 optionally synchronized output (sync_C1OUT)						
	11 = Comparator 1 optionally synchronized output (sync_C1001) 11 = Comparator 2 optionally synchronized output (sync_C20UT)						

The PIC18 Timer2/4/6

- There are three 8-bit timers with instruction clock source Fcy (Fosc/4) and prescaler and postscaler block logic.
- Controlled by TxCON and related to PRx registers.
- An interrupt may be requested when Timer value matches PRx
- They can be a source for PWM signals (CCP modules).



	13-1: TxCON:						
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7		TxOUTP	S<3:0>		TMRxON	TXCKF	9S<1:0> bit
DIC 7							DIL
bit 7	Unimpleme	ented: Rea	ad as '0'				
bit 6-3	TxOUTPS<	<3:0>: Time	erX Output	Postscaler S	Select bits		
	0000 = 1:1						
	0001 = 1:2 0010 = 1:3						
	0010 = 1:3						
	0100 = 1:5						
	0101 = 1:6						
	0110 = 1:7 0111 = 1:8						
	1000 = 1:9						
	1001 = 1:10						
	1010 = 1:1						
	1011 = 1:1:						
	1100 = 1:1:						
	1110 = 1:1						
	1111 = 1:10	6 Postscale	er				
bit 2	TMRxON:	TimerX On	bit				
	1 = TimerX						
	0 = TimerX						
bit 1-0			2-type Cloc	k Prescale S	Select bits		
	00 = Presca						
	01 = Presca	aler is 4 aler is 16					

The PIC18 CCP units

- A PIC18 device may have one, two, or five (K22) CCP modules.
- CCP stands for Capture, Compare, and Pulse Width Modulation.
- Each CCP module can be configured to perform capture, compare, or PWM function.
- In **capture** operation, the CCP module copy the contents of a 16 bit timer into a capture register on a signal edge.
- In **compare** operation, the CCP module compares the contents of a CCPR register with that of a Timer (1, 3 or 5) in every clock cycle. When these two registers are equal, the associated pin may be pulled to high, or low, or toggled.
- In **PWM** mode, the CCP module can be configured to generate a waveform with certain <u>frequency</u> and <u>duty cycle</u>. Timers 2/4/6 are related with the PWM hardware.

Capture/Compare/PWM (CCP) Modules

- PIC18F45K22 has 5 CCP Modules.
- Each CCP module requires the use of timer resource.
- In capture or compare mode, the CCP module may use either Timer1, Timer3 or Timer5 to operate.
- In PWM mode, either Timer2, Timer4 or Timer6 may be used.
- The operation of a CCP module is controlled by the CCPxCON register (to select the mode), the CCPTMRS0 and CCPTMRS1 registers (to select the operating timer) and the 16-bits data register CCPRx (CCPRxH and CCPRxL).
- A device pin (CCPx pin) can be associated to CCP module operation (with appropriate TRIS configuration).

CCPxCON Register

14.5 Register Definitions: ECCP Control

REGISTER 14-1: CCPxCON: STANDARD CCPx CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	DCxB<1:0>					
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Reset
'1' = Bit is set	'0' = Bit is cleared	


Unused
DCxB<1:0>: PWM Duty Cycle Least Significant bits Capture mode: Unused Compare mode: Unused PWM mode:
These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL. These bits are the two LSbs of the PWM duty cycle. The CCPxM<3:0>: ECCPx Mode Select bits 0000 = Capture/Compare/PWM off (resets the module) 0001 = Reserved 0010 = Compare mode: toggle output on match 0011 = Reserved bit 3-0 0100 = Capture mode: every falling edge 0101 = Capture mode: every rising edge 0110 = Capture mode: every 4th rising edge 0111 = Capture mode: every 16th rising edge 1000 = Compare mode: set output on compare match (CCPx pin is set, CCPxIF is set)
1001 = Compare mode: clear output on compare match (CCPx pin is cleared, CCPxIF is set)
1010 = Compare mode: generate software interrupt on compare match (CCPx pin is unaffected, CCPxIF is set)
1011 = Compare mode: Special Event Trigger (CCPx pin is unaffected, CCPxIF is set)
11merX (selected by CXTSEL bits) is reset
ADON is set, starting A/D conversion if A/D module is enabled⁽¹⁾
11xx =: PWM mode

Note 1: This feature is available on CCP5 only.

CCPTMRS0/1 (Timer select) Register

REGISTER 14-3: CCPTMRS0: PWM TIMER SELECTION CONTROL REGISTER 0

R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	
C3TS	SEL<1:0>	_	C2TS	EL<1:0>	_	C1TS	EL<1:0>	
bit 7							bit	
bit 7-6	00 = CCP3 - 0 01 = CCP3 - 0	Capture/Comp Capture/Comp Capture/Comp	are modes us	e Timer1, PWN e Timer3, PWN	1 modes use Ti 1 modes use Ti 1 modes use Ti	mer4		
oit 5	Unused	•						
oit 4-3	C2TSEL<1:0>: CCP2 Timer Selection bits 00 = CCP2 — Capture/Compare modes use Timer1, PWM modes use Timer2 01 = CCP2 — Capture/Compare modes use Timer3, PWM modes use Timer4 10 = CCP2 — Capture/Compare modes use Timer5, PWM modes use Timer6 11 = Reserved							
oit 2	Unused							
bit 1-0	00 = CCP1 - 0 01 = CCP1 - 0 10 = CCP1 - 0 11 = Reserve	Capture/Comp Capture/Comp Capture/Comp d	are modes us are modes us	e Timer1, PWN e Timer3, PWN e Timer5, PWN	1 modes use Ti 1 modes use Ti 1 modes use Ti	mer4 mer6		
EGISTER					TROL REGIS			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
	_	_		CSTSE	L<1:0>	C41SE	L<1:0>	
oit 7							bit 0	
_egend:								
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'		
ı = Bit is uncl	hanged	x = Bit is unkr	iown	-n/n = Value a	t POR and BO	R/Value at all	other Resets	
1' = Bit is set		'0' = Bit is clea	ared					
oit 7-4	Unimplement							
oit 3-2	CSTSEL<1:0>: CCP5 Timer Selection bits 00 = CCP5 - Capture/Compare modes use Timer1, PWM modes use Timer2 01 = CCP5 - Capture/Compare modes use Timer3, PWM modes use Timer4 10 = CCP5 - Capture/Compare modes use Timer6, PWM modes use Timer6 11 = Reserved							
oit 1-0	01 = CCP4 - 0	Capture/Comp Capture/Comp Capture/Comp	are modes use are modes use	Timer3, PWN	I modes use Til I modes use Til I modes use Til	mer4		





Capture Mode

- Main use of CCP is to capture **event** arrival time
- An event is represented by a signal edge.

The PIC18 event can be one of the following:

- 1. every falling edge
- 2. every rising edge
- 3. every 4th rising edge
- 4. every 16th rising edge





Compare Mode


- 16-bit CCPRx register is compared against one of the Timers(1/3/5).
- When they match, one of the following actions may occur on the associated CCPx pin:
 - 1. driven high
 - 2. driven low
 - 3. toggle output
 - 4. remains unchanged

Software Interrupt Mode

When Generate Software Interrupt mode is chosen (1010), the CCPx module does not assert control of the CCPx pin.

Special Event Trigger

The CCPx modules can also generate this event (mode 1011) to reset TMR1/3/5 depending on which timer is the base timer. When this mode is selected CCP5 will start an ADC conversion, if the ADC is enabled.



Example: use CCP Compare to Generate Sound




Figure 8.22 Circuit connection for siren generation

Pitch table

Frequency (Hz)								
Note	Octave 0	Octave 1	Octave 2	Octave 3	Octave 4	Octave 5	Octave 6	Octave 7
C	16.351	32.703	65.406	130.813	261.626	523.251	1046.502	2093.005
C#,Db	17.324	34.646	69.296	138.591	277.183	554.365	1100.731	2217.461
D	18.354	36.708	73.416	146.832	293.665	587.330	1174.659	2349.318
D#,Eb	19.445	38.891	77.782	155.563	311.127	622.254	1244.508	2489.016
E	20.061	41.203	82.407	164.814	329.626	659.255	1318.510	2367.021
F	21.827	43.654	87.307	174.614	349.228	698.456	1396.913	2637.021
F#,Gb	23.124	46.249	92.449	184.997	369.994	739.989	1474.978	2959.955
G	24.499	48.999	97.999	195.998	391.995	783.991	1567.982	3135.964
G#,Ab	25.956	51.913	103.826	207.652	415.305	830.609	1661.219	3322.438
A	27.500	55.000	110.000	220.000	440.000	880.000	1760.000	3520.000
A#,Bb	29.135	58.270	116.541	233.082	466.164	932.326	1664.655	3729.310
В	30.868	61.735	123.471	246.942	493.883	987.767	1975.533	3951.066

Example code:

For the circuit in Figure 8.22, write a program to generate a simple song assuming that $f_{OSC} = 4MHz$.

Solution:

Two tables are used by the program. 1) Table of numbers to be added to CCPR1 register to generate the waveform with the desired frequency. 2) Table of numbers that select the duration of each note. CCP1 module is used to generate te signal -compare mode toggle CCP1 pin on match-. TIMER0 is used for note duration.

```
Example XC8
#include
         <xc.h>
#define
          base
                    3125 // counter count to create 0.1 s delay
          NOTES
#define
                    38 // total notes in the song to be played
                                             const unsigned int per_arr[38]={ C4,A4,G4,A4,F4,C4,C4,C5,
          C4
#define
                    0x777 // semioperiod
                                                                            B4,C5,A4,A4,F4,D5,D5,D5,
#define
                    0x598 // for each
                                                                            C5,A4,C5,C5,B4,A4,B4,C5,
          G4
                    0x4FC // note freq
                                                                            A4,F4,D5,F5,D5,C5,A4,C5,
#define
#define
          A4
                    0x470
                                                                            C5,B4,A4,B4,C5,A4};
                    0x3F4
#define
          B4
#define
          C5
                    0x3BC
                                             const unsigned char wait[38] = \{3,5,3,3,5,3,5,3,5,
#define
          D5
                    0x353
                                                                            3,3,5,3,3,5,3,3,
                    0x2CC
#define
          F5
                                                                            5,3,3,3,2,2,3,3,
                                                                            6,3,5,3,3,5,3,3,
unsigned int half_cycle;
                                                                            3,2,2,3,3,6};
```

```
void delay (unsigned char xc);

void interrupt high_ISR(void)
{
    if (PIE1bits.CCP1IE && PIR1bits.CCP1IF) {
        PIR1bits.CCP1IF = 0;
        CCPR1 += half_cycle;
    }
}


void interrupt low_priority low_ISR (void)
{
}
```

14

```
void main (void)
   int i, j;
    TRISCbits.TRISC2 = 0; /* configure CCP1 pin for output */
   T3CON = 0x81; /* enables Timer3 in 16-bit mode, Timer1 for CCP1 time base */
    T1CON = 0x81; /* enable Timer1 in 16-bit mode */
    CCP1CON = 0x02; /* CCP1 compare mode, pin toggle on match */
    IPR1bits.CCP1IP = 1; /* set CCP1 interrupt to high priority */
    PIR1bits.CCP1IF = 0; /* clear CCP1IF flag */
    PIE1bits.CCP1IE = 1; /* enable CCP1 interrupt */
                       /* enable high priority interrupt */
    INTCON = 0xC0;
    for (j = 0; j < 3; j++) { /* Play song several times */
       i = 0;
       half_cycle = per_arr[0];
        CCPR1 = TMR1 + half_cycle;
        while (i < NOTES) {
             half_cycle = per_arr[i]; /* get the cycle count for half period of the note */
             delay (wait[i]);
                                  /* stay for the duration of the note */
        INTCON &= 0x3F; /* disable interrupt */
        delay (11);
                           /* Pause before replay song */
       INTCON = 0xC0; /* re-enable interrupt */
}
```

```
/* The following function runs on a PIC18 demo board running with a 4 MHz crystal */
/* oscillator. The parameter xc specifies the amount of delay to be created
void delay (unsigned char xc)
     switch (xc){
                       /* create 0.1 second delay (sixteenth note) */
          case 1:
                T0CON = 0x84; /* enable TMR0 with prescaler set to 32 */
                TMR0 = 0xFFFF - base; /* set TMR0 to this value so it overflows in 0.1 second */
                INTCONbits.TMR0IF = 0;
                while (!INTCONbits.TMR0IF);
                break;
                       /* create 0.2 second delay (eighth note) */
          case 2:
                T0CON = 0x84; /* set prescaler to Timer0 to 32 */
                TMR0 = 0xFFFF - 2*base; /* set TMR0 to this value so it overflows in 0.2 second */
                INTCONbits.TMR0IF = 0;
                while (!INTCONbits.TMR0IF);
                break:
                       /* create 0.4 seconds delay (quarter note) */
          case 3:
                T0CON = 0x84; /* set prescaler to Timer0 to 32 */
                TMR0 = 0xFFFF - 4*base; /* set TMR0 to this value so it overflows in 0.4 second */
                INTCONbits.TMR0IF = 0;
                while (!INTCONbits.TMR0IF);
                break;
```

```
/* create 0.6 s delay (3 eighths note) */
case 4:
     TOCON = 0x84; /* set prescaler to Timer0 to 32 */
     TMR0 = 0xFFFF - 6*base; /* set TMR0 to this value so it overflows in 0.6 second */
     INTCONbits.TMR0IF = 0;
     while (!INTCONbits.TMR0IF);
     break;
            /* create 1.2 second delay (3 quarter note) */
case 5:
     T0CON = 0x84; /* set prescaler to Timer0 to 32 */
     TMR0 = 0xFFFF - 12*base; /* set TMR0 to this value so it overflows in 1.2 second */
     INTCONbits.TMR0IF = 0;
     while (!INTCONbits.TMR0IF);
     break;
            /* create 1.6 second delay (full note) */
case 6:
     T0CON = 0x84; /* set prescaler to Timer0 to 32 */
     TMR0 = 0xFFFF - 16*base; /* set TMR0 to this value so it overflows in 1.6 second */
     INTCONbits.TMR0IF = 0;
     while (!INTCONbits.TMR0IF);
     break;
default:
break;
```




PWM Mode SIMPLIFIED PWM BLOCK FIGURE 14-4: DIAGRAM Period CCPxCON<5:4> Duty Cycle Registers Duty Cycle CCPRxL TMR2 = PR2 TMR2 = Duty Cycle TMR2 = PR2 CCPRxH⁽²⁾ (Slave) CCPx Comparator 介 ŢĻ Comparator Clear Timer, toggle CCPx pin and latch duty cycle PRx Note 1: The 8-bit timer TMRx register is concatenated with the 2-bit internal system clock (Fosc), or 2 bits of the prescaler, to create the 10-bit time base. 2: In PWM mode, CCPRxH is a read-only register.

Period & Duty cycle Pwm formulas: EQUATION 14-1: PWM PERIOD EQUATION 14-2: PULSE WIDTH $PWM \ Period = [(PRx) + 1] \bullet 4 \bullet Tosc \bullet$ $(TMRx \ Prescale \ Value)$ Pulse Width = (CCPRxL:CCPxCON<5:4>) • Tosc • (TMRx Prescale Value) Note 1: Tosc = 1/Fosc EQUATION 14-4: PWM RESOLUTION EQUATION 14-3: DUTY CYCLE RATIO $Resolution = \frac{log[4(PRx + 1)]}{log(2)} bits$ Duty Cycle Ratio = $\frac{(CCPRxL:CCPxCON<5:4>)}{4(PRv+1)}$ TABLE 14-7: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 32 MHz) PWM Frequency 1.95 kHz 7.81 kHz 31.25 kHz 125 kHz 250 kHz 333.3 kHz Timer Prescale (1, 4, 16) 16 4 1 1 1 1 1 TABLE 14-8: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz) 208.3 kHz TABLE 14-9: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz) PWM Frequency Timer Prescale (1, 4, 16) 1.22 kHz 4.90 kHz 19.61 kHz 76.92 kHz 153.85 kHz 200.0 kHz

Programming recipe.

- 1. Disable the CCPx pin output driver by setting the associated TRIS bit.
- 2. Select the 8-bit TimerX resource, (Timer2, Timer4 or Timer6) to be used for PWM generation by setting the CxTSEL<1:0> bits in the CCPTMRSx register.(1)
- 3. Load the PRx register for the selected TimerX with the PWM period value.
- 4. Configure the CCP module for the PWM mode by loading the CCPxCON register with appropriate values.
- 5. Load the CCPRxL register and the DCxB<1:0> bits of the CCPxCON register, with the PWM duty cycle value.
- 6. Configure and start the 8-bit TimerX resource:
 - Clear the TMRxIF interrupt flag bit of the PIR2 or PIR4 register.
 - Configure the TxCKPS bits of the TxCON register with the Timer prescale value.
 - Enable the Timer by setting the TMRxON bit of the TxCON register.
- 7. Enable PWM output pin:
 - Wait until the Timer overflows and the TMRxIF bit of the PIR2 or PIR4 register is set.
 - Enable the CCPx pin output driver by clearing the associated TRIS bit.



DC Motor Control

- DC motor speed is regulated by controlling its average driving voltage. The higher the voltage, the faster the motor rotates.
- Changing motor direction can be achieved by reversing the driving voltage.
- Motor braking can be performed by reversing the driving voltage for certain length of time.
- Most PIC18 devices have PWM functions that can be used to drive DC motors.
- Many DC motors operate with 5 V supply.
- DC motors require large amount of current to operate. Special driver circuits are needed for this purpose.
- A simplified DC motor control circuit is shown in Figure 8.26.




Figure 8.26A simplified circuit for DC motor control

