


Serial Communications Interfaces


Dpt. Enginyeria de Sistemes, Automàtica i Informàtica Industrial


7. Serial Communication Interfaces


- 6.1 Communication interfaces types
- 6.2 Serial communication basic concepts
- 6.3 Asynchronous serial interface RS-232
- 6.4 Synchronous serial interface: SPI and I2C
- 6.5 Asynchronous serial interface 1Wire
- 6.6 Universal Serial Bus: USB (Not included here)

Serial Communications Interfaces










Data Transmission Errors

- 1. Framing error
 - May occur due to clock synchronization problem
 - Can be detected by the missing stop bit
- 2. Receiver overrun
 - May occur when the CPU did not read the received data for a while
- 3. Parity errors
 - Occur due to odd number of bits change values

Bit-banging is a technique for implementing <u>serial</u> <u>communications</u> using software instead of dedicated hardware.

Ex. Emulate by software a 8bits serial asynchronous transmission

void Transmit_Byte(BYTE data, float bps)





Ex. Emulate by software a 8bits serial asynchronous reception


BYTE Receive_Byte(float bps)

```
Recepció sèrie
    // Subrutina per a la recepció d'un byte segons
                                                                                              DISPOSITIU 1
   // l'esquema del programa anterior
   BYTE Recollir_Byte(float bps)
   // Variables d'entrada:
                                                                                                       PPI
                 bps: (bits per segon) velocitat de tx.
   float Tbit = 1.0 / bps;
   BYTE data = 0; // variable per a l'acumulació dels bits rebuts
   // recollim l'estat de la línia
   BYTE estat = REG_Rx;
// Esperar al flanc de baixada del bit de start
   while (estat != 0)
     estat = REG_Rx;
   // Esperar el temps que dura el bit de start més el temps que 
// dura la meitat d'un bit de dades 
Esperar(1.5 * Tbit);
   // recollir els 8 bits de dades
   for (i = 0; i < 8; i++)
                                                                                           Start D_0D_1D_2D_3D_4D_5D_6D_7Stop
    // recepció bit a bit data = data | (REG_Rx<<i); // << significa shift
    Esperar(Tbit);
   return(data);
                                        Prog. Recepció d'un byte (sèrie a paral·lel)
```

Serial Comms, Fundamentals Key element Function to perform: PARALLEL to SERIAL converter Key component: Shift Register Bit 7 6 5 4 3 2 1 0 CPU Data (Parallel) Transfer wire Output Port (Transmitter) unidirectional !!! The information unit is the character, no the byte.







The PIC18 USART Serial Communication Interface

USART-Related Pins

- RC6/TX1/CK1 and RC7/RX1/DT1 (USART1)
- RD6/TX2/CK2 and RD7/RX2/DT2 (USART2)

USART-Related Registers

- Transmit status register (TXSTA) Transmit register (TXREG)
- Receive status register (RCSTA) Receive register (RCREG)
- Baud rate Control register (BAUDCON)
- Baud rate generator register (SPBRG)




TABLE 20-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|---|-------------|-------------|-------------|-------|-------|-------|-------|----------------------|
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 55 |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 55 |
| BAUDCON | ABDOVF | RCIDL | RXDTP | TXCKP | BRG16 | _ | WUE | ABDEN | 55 |
| SPBRGH | EUSART Baud Rate Generator Register High Byte | | | | | | | | 55 |
| SPBRG | EUSART E | Baud Rate G | Senerator R | egister Low | Byte | | | | 55 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

SPBRG register

The rate selection is made by the BRGH bit in TXSTA register:

1 = High speed

0 = Low speed

TABLE 20-1: BAUD RATE FORMULAS

| С | onfiguration B | its | BRG/EUSART Mode | Baud Rate Formula | | |
|------|----------------|------|---------------------|-------------------|--|--|
| SYNC | BRG16 | BRGH | BRG/EUSART Wode | | | |
| 0 | 0 | 0 | 8-bit/Asynchronous | Fosc/[64 (n + 1)] | | |
| 0 | 0 | 1 | 8-bit/Asynchronous | F000/[46 (p + 1)] | | |
| 0 | 1 | 0 | 16-bit/Asynchronous | Fosc/[16 (n + 1)] | | |
| 0 | 1 | 1 | 16-bit/Asynchronous | | | |
| 1 | 0 | х | 8-bit/Synchronous | Fosc/[4 (n + 1)] | | |
| 1 | 1 | х | 16-bit/Synchronous | | | |

Legend: x = Don't care, n = value of SPBRGH:SPBRG register pair

TABLE 20-3: BAUD RATES FOR ASYNCHRONOUS MODES

| | SYNC = 0, BRGH = 0, BRG16 = 0 | | | | | | | | | | | | |
|--------------|-------------------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|
| BAUD RATE | Fosc = 40.000 MHz | | | Fosc = 20.000 MHz | | | Fosc = 10.000 MHz | | | Fosc = 8.000 MHz | | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | |
| 0.3 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | |
| 1.2 | _ | _ | _ | 1.221 | 1.73 | 255 | 1.202 | 0.16 | 129 | 1.201 | -0.16 | 103 | |
| 2.4 | 2.441 | 1.73 | 255 | 2.404 | 0.16 | 129 | 2.404 | 0.16 | 64 | 2.403 | -0.16 | 51 | |
| 9.6 | 9.615 | 0.16 | 64 | 9.766 | 1.73 | 31 | 9.766 | 1.73 | 15 | 9.615 | -0.16 | 12 | |
| 19.2 | 19.531 | 1.73 | 31 | 19.531 | 1.73 | 15 | 19.531 | 1.73 | 7 | _ | _ | _ | |
| 57.6 | 56.818 | -1.36 | 10 | 62.500 | 8.51 | 4 | 52.083 | -9.58 | 2 | _ | _ | _ | |
| 115.2 | 125.000 | 8.51 | 4 | 104.167 | -9.58 | 2 | 78.125 | -32.18 | 1 | _ | _ | _ | |

| | SYNC = 0, BRGH = 1, BRG16 = 0 | | | | | | | | | | | |
|--------------|--------------------------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|
| BAUD RATE | Fosc | = 40.000 |) MHz | Fosc | = 20.000 |) MHz | Fosc = 10.000 MHz | | | Fosc = 8.000 MHz | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) |
| 0.3 | _ | _ | _ | - | _ | _ | - | _ | _ | - | _ | _ |
| 1.2 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| 2.4 | _ | _ | _ | _ | _ | _ | 2.441 | 1.73 | 255 | 2.403 | -0.16 | 207 |
| 9.6 | 9.766 | 1.73 | 255 | 9.615 | 0.16 | 129 | 9.615 | 0.16 | 64 | 9.615 | -0.16 | 51 |
| 19.2 | 19.231 | 0.16 | 129 | 19.231 | 0.16 | 64 | 19.531 | 1.73 | 31 | 19.230 | -0.16 | 25 |
| 57.6 | 58.140 | 0.94 | 42 | 56.818 | -1.36 | 21 | 56.818 | -1.36 | 10 | 55.555 | 3.55 | 8 |
| 115.2 | 113.636 | -1.36 | 21 | 113.636 | -1.36 | 10 | 125.000 | 8.51 | 4 | _ | _ | _ |

Example 9.2 Compute the value to be written into the SPBRG register to generate 9600 baud for asynchronous mode high-speed transmission assuming the frequency of the crystal oscillator is 20 MHz.

EXAMPLE 20-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

Desired Baud Rate = Fosc/(64 ([SPBRGH:SPBRG] + 1))

Solving for SPBRGH:SPBRG:

Solving for SPDRGH.SPDRG:

X = ((Fosc/Desired Baud Rate)/64) - 1

= ((16000000/9600)/64) - 1

= [25.042] = 25

Calculated Baud Rate = 16000000/(64 (25 + 1))

= 9615

= (Calculated Baud Rate – Desired Baud Rate)/Desired Baud Rate = (9615 – 9600)/9600 = 0.16%

Example 9.2 Compute the value to be written into the SPBRG register to generate 9600 baud for asynchronous mode high-speed transmission assuming the frequency of the crystal oscillator is 20 MHz.

Solution: The value (for BRGH = 1) to be written into the SPBRG register is

SPBRG =
$$20 \times 10^6 \div (16 \times 9600) - 1 = 130 - 1 = 129$$

The actual baud rate is

$$20,000,000 \div (16 \times 130) = 9615.4$$

The resultant error rate is $(9615.4 - 9600) \div 9600 \times 100\% = 0.16\%$.


The same baud rate can also be achieved by using low speed (BRGH = 0) approach in which

SPBRG =
$$20,000,000 \div (64 \times 9600) - 1 = 31$$

The actual baud rate is

$$20000000 \div (64 \times 32) = 9765.6$$

The resultant error rate is $(9765.6 - 9600) \div 9600 \times 100\% = 1.7\%$.



Ex. Write a subroutine to configure the USART1 transmitter to transmit data in asynchronous mode using 8-bit data format, disable interrupt, set baud rate to 9600. Assume the frequency of the crystal oscillator is 16 MHz.

```
void usart1 Init(void)
                          = 0x24; /* USART Configuration Register */
    TXSTA1
    SPBRG1
                          = 103; /* Set de Baud rate */
    TRISCbits.RC7
                          = 1;
                                  /* configure RX1 pin for input */
                                  /* configure TX1 pin for output */
    TRISCbits.RC6
                          = 1;
    PIE1bits.TXIE
                          = 0;
                                  /* disable transmit interrupt */
    RCSTA1bits.SPEN
                         = 1;
                                  /* enable USART port */
}
```

Ex. Write a subroutine to output a character to USART1 using the polling method.

Solution:

- Data can be sent to the transmitter only when it is idle.

```
void putc_usart1 (char xc);
{
    while (! PIR1bits.TX1IF);
    TXREG1 = xc;
}
```

Ex. Write a subroutine to output a string (in program memory) pointed to by TBLPTR and terminated by a NULL character from USART1.

Solution:

```
void puts_usart1 (unsigned rom char *cptr)
{
    while(*cptr)
        putc_usart1 (*cptr++);
}
```

Ex. Write an instruction sequence to configure the USART1 to receive data in asynchronous mode using 8-bit data format, disable interrupt, set baud rate to 9600. Assume that the frequency of the crystal oscillator is 16 MHz.

Solution:

```
RCSTA1 = 0x90;

SPBRG = 103;

TRISC |= 0xC0;  /* configure RC7/RX1 & RC6/TX1 pin */
```

Ex. Write a subroutine to read a character from USART1 and return the character in WREG using the polling method. Ignore any errors.

Solution: A new character is received if the RCIF flag of the PIR1 register is set to 1.

Ex. Write a subroutine to read a string from the USART1 and store the string in a buffer pointed to by FSR0.

Solution:

The string from the USART port is terminated by a carriage return character.

Flow Control of USART in Asynchronous Mode


- In some circumstances, the software cannot read the received data and needs to inform the transmitter to stop.
- In some other situation, the transmitter may need to be told to suspend transmission because the receiver is too busy to read data.
- Both situations are handled by flow control.
- There are two flow control methods: hardware and XON/XOFF.
- XON and XOFF are two standard ASCII characters.
- The ASCII code for XON and XOFF are 0x11 and 0x13, respectively.
- Whenever a microcontroller cannot handle the incoming data, it sends the XOFF to the transmitter.
- When the microcontroller can handle incoming characters, it sends out XON character.


Asynchronous serial interface RS-232

The EIA232 Standard

- Developed in 1960, **RS-232** (Recommended Standard 232) is a standard for <u>serial</u> binary <u>single-ended data</u> and <u>control</u> signals connecting between a *DTE* (<u>Data Terminal Equipment</u>) and a *DCE* (<u>Data Circuit-terminating Equipment</u> or modem).
- The standard requires the transmitter to use +12 V and −12 V, but requires the receiver to distinguish voltages as low as +3 V and -3 V
- Common asynchronous speeds: 200, 2.400, 4.800, 9.600, 19.200, 57.600, 115.200 bauds (for a binary two-level signal transmissions, one baud is equal to one bit per second).
- A male DB-9 connector for a serial port










RS232 standard


Logical Level: Signals


| Nombre | Dirección DTE ↔ DCE | Función | Comentario | |
|--------|-------------------------------|---------------------|-------------------|--|
| TD | ⇒ | Transmitted data | Par de Datos | |
| RD | ← | Received Data | | |
| RTS | ⇒ | Request to Send | Par de Handshake | |
| CTS | ← | Clear to Send | Par de Handshake | |
| DTR | ⇒ | Data Terminal Ready | Par de Handshake | |
| DSR | ← | Data Set Ready | r ar de Handshake | |
| DCD | ← | Data Carrier Detect | Habilitan DTE | |
| RI | ← | Ring Indicator | Habilitali Die | |












Synchronous Serial Peripheral Interface: SPI


The **Serial Peripheral Interface Bus** or **SPI** bus is a <u>synchronous</u> <u>serial data</u> link standard that operates in <u>full duplex</u> mode. Devices communicate in master/slave mode where the master device initiates the data frame. Multiple slave devices are allowed with individual slave select (chip select) lines.



The PIC18 MSSP Module


- Has two modes of operation:
 - 1. Serial peripheral interface (SPI)
 - 2. Inter-integrated circuit (I²C)
- Can be used to interface with serial EEPROM, shift registers, display drivers, A/D converters, D/A converters, digital temperature sensors, time-of-day chips, etc.
- Devices are divided into the master and slaves in a system that uses either the SPI or I²C protocol to exchange data.
- The SPI and I²C module share the same signal pins and cannot to be active at the same time.
- Three pins are used by this module:
 - 1. Serial data out (SDO)—RC5/SDO
 - 2. Serial data in (SDI)—RC4/SDI/SDA
 - 3. Serial clock (SCK)—RC3/SCK/SCL

A fourth signal pin, RA5/SS (Slave Select), may be used in slave mode



The SPI Mode

- Eight bits of data are exchanged synchronously in one operation.
- In slave mode, all four signals are used.
- In master mode, the SS pin is not needed.
- Registers for SPI mode operation:
 - 1. MSSP control register 1 (SSPCON1)
 - 2. MSSP status register (SSPSTAT)
 - 3. Serial receive/transmit buffer (SSPBUF)
- 4. MSSP shift register (SSPSR) -not directly accessible by the user-
- A write to SSPBUF will also write into the SSPSR register



SPI Operation

- A simplified circuit connection between a SPI master and a slave is shown (conceptually is a 16 bits shift register divided in two parts)




Figure 10.3 Connection between an SPI master and an SPI slave

- The SDO pin of the master is connected to the SDI pin of the slave.
- The SDI pin of the master is connected to the SDO pin of the slave.
- To send data to the slave, the master writes data to the SSPBUF register, after which, eight clock pulses are triggered and data is shifted to the slave (SSPIF and BF bits are set).
- To read data from the slave, the master makes (possibly a dummy) write into the SSPBUF register to trigger eight clock pulses to shift in data, following a SSPBUF read.

Data Shift Rate

- In master mode, the SPI clock rate is programmable to one of the following:
 - 1. $F_{OSC}/4$ (or F_{CY})
 - 2. F_{OSC}/16 (or F_{CY}/4)
 - 3. $F_{OSC}/64$ (or $F_{CY}/16$)
 - 4. Timer2 output/2
- Data rate is configured by the lowest four bits of the SSPCON1 register.
- The highest data rate is 10 Mbps for 40 MHz crystal oscillator


Clock Edge for Shifting Data


- When the SPI module is not transmitting data, it is referred to as idle.
- One can set the SCK signal to be idle low or idle high.
- Setting the CKP bit of the SSPCON1 register to 1, makes the SCK signal idle high.
- The **CKE** bit of the SSPSTAT register and the **CKP** bit of the SSPCON1 register together select the edge of the SCK signal for shifting the data:


Table 10.0 SCK idle state and data shifting edge selection

| CKP | CKE | SCK idle state | SCK edge for data transmission |
|-------------|-------------|----------------------------|--|
| 0 0 1 | 0 1 0 | low low high high | rising falling falling rising |

- One can choose to use the middle or the end of a bit time to sample the incoming data.
- When the SMP bit of the SSPSTAT register is 1, incoming data is sampled at the end of the bit time. Otherwise, incoming data is sampled at the middle of a bit time.







Bit-banging the SPI Master protocol

 $\mbox{\bf Ex.}$ Bit-banging the SPI protocol as an SPI master with CKP=0, CKE=0, and eight bits per transfer.


Because this is CPOL=0 the clock must be pulled low before the chip select is activated. The chip select line must be activated, which normally means being toggled low, for the peripheral before the start of the transfer, and then deactivated afterwards.


Most peripherals allow or require several transfers while the select line is low; this routine might be called several times before deselecting the chip.

Solution Bit-banging the SPI protocol unsigned char SPIBitBang8BitsMode0 (unsigned char byte) unsigned char bit; for (bit = 0; bit < 8; bit++) { /* write SDO on trailing edge of previous clock */ if (byte & 0x80) SETSDO(); else CLRSDO(); byte <<= 1; /* half a clock cycle before leading/rising edge */ SPIDELAY(SPISPEED/2); SETCLK(); /* half a clock cycle before trailing/falling edge */ SPIDELAY(SPISPEED/2); /* read SDI on trailing edge */ byte |= READSDI(); CLRCLK(); return byte;

SPI Circuit Connection

- There are many possibilities for connecting an SPI master to multiple SPI slaves.
- Two connection methods are shown in the next slides
- The method shown in the next slide requires the use of port pins to select one of the SPI slave to perform the data transfer.
- The method shown in second slide concatenate all the slaves into a single ring. This last method does not require the use of port pins to select SPI slave device.!





Ex. The next figure shows PIC18 MCU and TC72 chip for digital temperature reading. Write a C program to read the temperature every 200 ms. Convert the temperature value into a string so that it can be displayed in an appropriate output device. A pointer to the buffer to hold the string will be passed to this function. The crystal oscillator of the PIC18 is assumed to be 16 MHz.

See TC72 datasheet at http://ww1.microchip.com/downloads/en/devicedoc/21743a.pdf






Figure 10.18 Circuit connection between the TC72 and PIC18 MCU on the SSE8720 demo board



3.1 Temperature Data Format Temperature data is represented by a 10-bit two's com-TC72 datasheet. plement word with a resolution of 0.25°C per bit. The temperature data is stored in the Temperature registers in a two's complement format. The ADC converter is scaled from -128°C to +127°C, but the operating range (cont.) of the TC72 is specified from -55°C to +125°C. Example: Temperature MSB Temperature Register= 00101001b = $2^5 + 2^3 + 2^0$ = 32 + 8 + 1 = 41LSB Temperature Register = $100000000b = 2^{-1} = 0.5$ TABLE 3-1: TC72 TEMPERATURE OUTPUT DATA Binary Temperature Hex MSB / LSB +125°C 0111 1101/0000 0000 7D00 1900 +25°C 0001 1001/0000 0000 +0.5°C 0080 0000 0000/1000 0000 0040 +0.25°C 0000 0000/0100 0000 0°C 0000 0000/0000 0000 0000 -0.25°C 1111 1111/1100 0000 FFC0 -25°C 1110 0111/0000 0000 E700 -55°C 1100 1001/0000 0000 TABLE 3-2: **TEMPERATURE REGISTER** D7 D6 D5 D4 D3 D2 D1 D0 02H 23 26 25 24 23 21 Sian Temp. MSB 2-1 2-2 0 0 0 0 0 01H 0 Temp. LSB




```
#include <p18F8720.h>
#include <spi.h>
#include <stdlib.h>
#include <timers.h>
void wait 200ms(void);
void read_temp (char *ptr);
char buf[10];
void main (void)
    TRISHbits.TRISH0 = 0; /* configure RH0 pin for output */
    OpenSPI (SPI_FOSC_16, MODE_01, SMPEND);
    read temp(&buf[0]);
void read_temp (char *ptr)
    char hi_byte, lo_byte, temp, *bptr;
     unsigned int result;
    bptr = ptr;
    PORTHbits.RH0 = 1;
                             /* enable TC72 data transfer */
     SSPBUF = 0x80;
                             /* send out TC72 control register write address */
    while(!SSPSTATbits.BF); /* wait until data is shifted out */
    temp = SSPBUF;
                             /* clear the BF flag */
```

```
SSPBUF = 0x11;
                           /* perform one shot conversion */
while(!SSPSTATbits.BF);
                           /* wait until data is shifted out */
PORTHbits.RH0 = 0:
                           /* disable TC2 data transfer */
                           /* clear the BF flag */
temp = SSPBUF;
wait 200ms();
                           /* wait until temperature conversion is complete */
PORTHbits.RH0 = 1;
                           /* enable TC72 data transfer */
                           /* send MSB temperature read address */
SSPBUF = 0x02;
                           /* wait until SPI transfer is complete */
while(!SSPSTATbits.BF);
temp = SSPBUF;
                           /* clear BF flag */
SSPBUF = 0x00;
                           /* read the temperature high byte */
while(!SSPSTATbits.BF);
                           /* wait until SPI transfer is complete */
hi_byte = SSPBUF;
                           /* save temperature high byte and clear BF */
SSPBUF = 0x00;
                           /* read the temperature low byte */
while(!SSPSTATbits.BF);
                           /* wait until SPI transfer is complete */
lo byte = SSPBUF;
                           /* save temperature low byte and clear BF */
PORTHbits.RH0 = 0;
                           /* disable TC72 data transfer */
lo byte &= 0xC0;
                           /* make sure the lower 6 bits are 0s */
result = hi byte * 256 + lo byte;
if (hi byte & 0x80) {
     result = ~result + 1; /* take the two' complement of result */
     result >>= 6;
     temp = result & 0x0003; /* place the lowest two bits in temp */
```

```
/* get rid of fractional part */
/* store the minus sign */
     result >>= 2;
     *ptr++ = 0x2D;
     itoa(result, ptr);
else {
     result >>= 6;
     temp = result & 0x0003;
                                      /* save fractional part */
     result >>= 2;
                              /* get rid of fractional part */
     itoa(result, ptr);
                              /* convert to ASCII string */
while(*bptr){ /* search the end of the string */
     bptr++;
switch (temp){ /* add fractional digits to the temperature */
     case 0:
          break;
     case 1: /* fractional part is .25 */
           *bptr++ = 0x2E; /* add decimal point */
           *bptr++ = 0x32;
```

```
*bptr++ = 0x35;
                  *bptr = '\0';
                  break;
          case 2:/* fractional part is .5 */
                  *bptr++ = 0x2E;
                                       /* add decimal point */
                  *bptr++ = 0x35;
                  *bptr = '\0';
                  break;
          case 3:/* fractional part is .75 */
                  *bptr++ = 0x2E;
                                      /* add decimal point */
                  *bptr++ = 0x37;
                  *bptr++ = 0x35;
                  *bptr = '\0';
                  break;
          default:
                  break;
     }
}
```




Synchronous serial interface I2C




12C, I²C Inter-Integrated Circuit Bus

Serial synchronous half-duplex bus (1992)




Only two signal lines SDA and SCL plus supply voltage and ground are required to be connected.

Common I²C bus speeds are the 100 kbit/s *standard mode* and the 10 kbit/s *low-speed mode*, but arbitrarily low clock frequencies are also allowed.





I²C Inter-Integrated Circuit Bus

Data transfer is initiated with the START condition (**S**) when SDA is pulled low while SCL stays high. Then, SDA sets the transferred bit while SCL is low and the data is sampled (received) when SCL rises. When the transfer is complete, a STOP bit (**P**) is sent by releasing the data line to allow it to be pulled up while SCL is constantly high.




Start and Stop signaling





I²C (MSSP) Module in the PIC18F

FIGURE 19-7: MSSP BLOCK DIAGRAM (I²C™ MODE)



Registers in the MSSP in I²C mode:

- SSPCON1
- SSPCON2
- SSPSTAT
- SSPBUF
- SSPADD (slave add. or Master Clk rate)


multiplexed functions.

I2C Read more at

https://www.nxp.com/docs/en/user-guide/UM10204.pdf


Asynchronous serial interfaces (1Wire)


1 Wire: Bidirectional, half-duplex, serial communication that powers over a single connection and ground return. Two serial communication speeds 15Kbps or 125kbps. Unique Unalterable ID in every device !!!





1Wire possible application: door key





Bit-banging the 1Wire protocol

Ex. Bit-banging the 1Wire presence poll

```
Sol. Bit-banging the 1Wire presence poll
    // 1wire macro definitions (!Wire connected to Port A bit 5
    #define 1Wire_LOW PORTAbits.RA5=0; TR
// port = input (tristate)
#define 1Wire_RELEASE TRISAbits.TRISA5 = 1
                                    PORTAbits.RA5=0; TRISAbits.TRISA5 = 0
    // Bit 1Wire read
    #define 1Wire_READ
                                    PORTAbits.RA5
    // Delays section
#define Delay1us
#define Delay5us
                                Nop(); Nop(); // assuming 2 Mips
Delay1us; Delay1us; Delay1us; Delay1us; Delay1us;
    void MyDelay_10us(unsigned char tens_of_us) // in 10 us units (2550 useg max)
     tens_of_us--; Delay1us; Delay5us; // 10 us offset discount
     while (tens_of_us) {tens_of_us--;Nop();Nop();Delay5us;} // 10 us loop
    // Generate a 1-Wire reset
    unsigned char 1WireReset(void)
                    unsigned char result;
                    DQ_LOW;
MyDelay_10us(50);
DQ_RELEASE;
                                                     // 500uSec. drive DQ low for minimum of 480 uSec
                                                     // release DQ, let 4k7 pullup take the bus high
                    MyDelay_10us(6);
result = DQ_READ;
MyDelay_10us(24);
return (result);
                                                     // 60uSec. within 15 to 60uSec, DS1820 will pull bus low
                                                    // read the 1Wire bus line
// 240usec. ensure 'presence' pulse is complete
// 0 = device found, 1 = device not found
    }
```

