

# triSYCL brings C++20 to Xilinx FPGA & CGRA with Vitis

Ronan Keryell (rkeryell@xilinx.com)

Xilinx Research Labs, San José, California & SYCL specification editor
2021/12/07 @ Khronos SYCL Webinar

#### Outline



- 1 SYCL for FPG/
- Coarse Grain Configurable Array (CGRA)
- Behind the scene
- Conclusion




#### Compute the universal answer on FPGA

```
// The universal answer from an heterogeneous world
#include <svcl/svcl.hpp>
#include <iostream>
#include "../ utilities/device selectors.hpp"
int main() {
  // Allocate 1 int of 1D abstract memory
  sycl::buffer<int> answer { 1 };
  // Create a queue on Xilinx FPGA
  sycl::queue q { selector defines::CompiledForDeviceSelector {} };
  std::cout << "Queue Device: "
            << q.get device().get info<sycl::info::device::name>() << std::endl:
  std::cout << "Queue Device Vendor: "
            << q.qet device(), qet info<svcl::info::device::vendor>() << std::endl:
  // Submit a kernel on the FPGA
  q.submit([&] (sycl::handler &cgh) {
      // Get a write-only access to the buffer
      sycl::accessor a { answer, cgh, sycl::write only };
      // The computation on the accelerator
      cgh.single_task < class forty_two > ([=] { a[0] = 42; });
    });
  // Verify the result
  sycl::host_accessor ans { answer, sycl::read_only };
  std::cout << "The universal answer to the question is " << ans[0] << std::endl;
```






#### Schematics on Xilinx Alveo U200 FPGA PCIe card





© Copyright 2021 Xilinx


## Layout on Xilinx Alveo U200 FPGA PCIe card







## Enable new application domains on FPGA: path tracing!





#### Path tracing to push the limits of SYCL, HLS & XRT

- Started as a joke inside the Khronos committee
  - An FPGA is adaptable and can do anything, right?
- Experiment direct brute force implementation
  - Used as a big pipe-cleaner application outside of usual FPGA ML & vision applications
  - Overcome SYCL limitations inside kernels
     Different Connecting style (see function points)
    - Different C++ coding style (no function pointers, no dynamic polymorphism...)
    - Improve our SYCL workflow
  - Triggered some Vitis HLS bugs
    - Math libraries with OpenCL, LLVM pass ordering issue,...
    - Solved only in Vitis 2021.1 or 2021.2 or...
  - Triggered some Xilinx XRT bugs
    - OpenCL host API bugs, unimplemented features...
    - · Fixes pushed upstream thanks to open-source!
- Use only a small part of FPGA and no optimization for now
  - Generated hardware match the written C++ code
  - Is it possible to have competitive path tracer implementation?

https://github.com/triSYCL/path\_tracer



#### Replace old dynamic polymorphism with C++17 std::variant


▶ Dynamic polymorphism usually not handled by accelerators ≈ function pointers

- ▶ Vitis HLS does some trivial devirtualization when there is only 1 class in use
- ▶ But C++17 std:: variant allows other way to handle multiple dispatch
  - An FPGA can dispatch a std :: visit in  $\mathcal{O}(1)$   $\odot$

```
struct hittable
 virtual bool hit(const ray& r. double t min, double t max,
                   hit record& rec) const = 0;
struct sphere : hittable
 virtual bool hit(const ray& r. double t min. double t max.
                   hit record& rec) const override { ... };
struct rectangle : hittable
 virtual bool hit(const ray& r. double t min. double t max.
                   hit record& rec) const override { ... }:
};
color ray_color(const ray& r, const hittable& world) {
 hit record rec:
  if (world.hit(r. 0. infinity.rec)) {
      return 0.5 * (rec.normal + color(1.1.1)):
 vec3 unit direction = unit vector(r.direction()):
  auto t = 0.5*(unit direction.v() + 1.0):
  return (1.0-t) \cdot color(1.0, 1.0, 1.0) + t \cdot color(0.5, 0.7, 1.0):
```


```
// "Sum type" or "union type" from functional languages
using hittable t = std::variant<sphere, rectangle>;
struct sphere
  bool hit (const ray& r, double t_min, double t_max, hit_record& rec)
  const { ... }:
struct rectangle
  bool hit(const ray& r. double t min. double t max. hit record& rec)
  const { ... }:
color ray_color(const ray& r, const hittable_t& world) {
  hit record rec:
  if (std::visit([&](auto&& arg) { arg.hit(r. 0. infinity. rec): }, world)
      return 0.5 * (rec.normal + color(1.1.1)):
  vec3 unit direction = unit vector(r.direction()):
  auto t = 0.5*(unit direction.v() + 1.0):
  return (1.0-t)*color(1.0, 1.0, 1.0) + t*color(0.5, 0.7, 1.0);
```

## Layout of path tracer on Xilinx Alveo U200 FPGA PCIe card









Domain Lib

Architecture Lib

C++SYCL

C++Parallel Lib

C + +20

SYCL



## Handling several external memory banks

▶ An FPGA can have various external memories & banks: DDR, HBM, QDR SRAM...





© Copyright 2021 Xilinx

#### Arbitrary precision arithmetic

- Surf on Clang/LLVM implementation of ISO WG14 C23
  - http://www.open-std.org/jtc1/sc22/wg14/www/docs/n2763.pdf Adding a Fundamental Type for N-bit integers
  - http://www.open-std.org/jtc1/sc22/wg14/www/docs/n2775.pdf Literal suffixes for bit-precise integer

```
_BitInt(3) a, b, c; c = a + b;
```

- ▶ Directly translated into minimalist FPGA hardware with 3-bit storage and operators!!!
- ▶ Wrapped into C++ ap\_int<N> for type safety and usual C++ goodies



## Build pure C++ user libraries for fancy arithmetic

```
github.com/yuguen/hint/blob/ExtIntImpl/include/backend/extint_impl.ipp
                                                                          return -1;
gitlab.inria.fr/lforget/marto
                                                                        IEEE t a {{ static cast < unsigned ExtInt(Width) > (std::atoi(argv[1]))}}:
                                                                        IEEE t b {{ static cast < unsigned ExtInt(Width) > (std :: atoi(argy[2]))}};
constexpr unsigned int WE = 7: // 7 bit exponents
                                                                        std::cout << "a: ":
constexpr unsigned int WF = 14: // 14 bit mantissa
                                                                        print custom ieee(a);
constexpr unsigned int Width = WE + WE + 1: // 22 bit floating - point
                                                                        std::cout << "b: ":
using IEEE t = IEEENumber<WE. WE. hint::ExtIntWrapper >:
                                                                        print custom ieee(b):
void print custom ieee (IEEE t const op) {
                                                                        sycl::queue queue:
  std::cout << hint::to_string(op.getSign()) << " " <<
                                                                        sycl::range<1> dim{1};
      hint::to string(op.getExponent()) << " " <<
                                                                        sycl::buffer<IEEE_t, 1> in0(dim), in1(dim), out(dim);
      hint::to_string(op.getFractionnalPart()) << std::endl;
  if constexpr(WE <= 11 && WF <= 52)
                                                                          auto ain0 = in0.get_access<sycl::access::mode::discard_write>();
    auto frac = static cast < uint64 t > (op. getFractionnalPart(), unravel()
                                                                          auto ain1 = in1.get access<svcl::access::mode::discard write >();
    auto exp = static cast<int16 t>(op.getExponent().unravel());
                                                                          ain0[0] = a:
    auto sign = static cast <bool > (op.getSign().unravel());
                                                                          ain1[0] = b:
    bool is Normal = (exp = 0):
    if (isNormal) frac |= (uint64_t{1} << WF);
                                                                        queue.submit([&](sycl::handler& cgh){
    double val = frac:
                                                                          auto ain0 = in0.get_access<sycl::access::mode::read>(cgh);
    exp -= IEEEDim<WE, WF>::BIAS:
                                                                          auto ain1 = in1.get access<svcl::access::mode::read>(cgh);
    if (!isNormal) exp++:
                                                                          auto aout = out.get access<sycl::access::mode::discard write>(cgh);
    val = Idexp(val, exp - WF):
                                                                          cgh. single task([=]{ aout[0] = ain0[0] + ain1[0]; });
    if (sign) val \star = -1.0:
                                                                        }):
    std::cout << "value: " << val << std::endl:
                                                                          auto aout = out.get access<svcl::access::mode::read>():
                                                                          cout << "a + b:";
IEEE t operator+(IEEE t const op0, IEEE t const op1)
                                                                          print custom ieee (aout[0]):
  return ieee add sub impl(op0, op1):
                                                                        return 0:
int main(int argc, char** argv)
  if (argc != 3) {
```

std::cerr << "Usage : jeee adder op0 repr op1 repr" << std::endl:

#### Arbitrary Vitis options on kernels

- ▶ Traditional FPGA flow requires a lot of configuration files ☺
- ▶ How to specify kernel-specific options in a single-source world?
- ▶ Use UDL (user-defined literals) to decorate the kernels! ☺

```
g.submit([&](svcl::handler &cgh) {
  sycl::accessor a {buf, cgh, sycl::write_only, sycl::no_init};
  cgh.single task("--kernel frequency 400 --optimize 2" vitis option([=] {
    for (int i = 0: i != size : ++i)
      a[i] = i:
    })):
});
```

- Allows metaprogramming Vitis options from SYCL
- Just ignored when not targeting Xilinx FPGA





© Copyright 2021 Xilinx


#### Outline



- SYCL for FPGA
- 2 Coarse Grain Configurable Array (CGRA)
- Behind the scene
- Conclusion




#### Recap of Versal ACAP's CGRA: Al Engine Array



- ▶ 400 Al Engine (AIE) cores in a tile array
- Each AIE tile:
  - 32-bit scalar + 512-bit SIMD VLIW processor
  - 32 KiB RAM (total of 12.5 MiB of L1 distributed across the CGRA)
  - Each tile has direct access to its neighbors memory (128 KiB shared)
  - 16 KiB program memory
- The AIE Tiles have an alternating checkerboard pattern which has some impact on memory accesses from a Tiles perspective
- Possible to transfer memory between AIE Tiles and externally to the rest of the system

## Xilinx C++ ACAP: templated 2D SYCL abstractions



## Zoom in: each tile as a sub-device + spatial iterating functions

```
#include <iostream>
#include <sycl/sycl.hpp>
using namespace sycl::vendor::xilinx;
int main() {
  // Define an AIE CGBA with all the tiles of a VC1902
  acap::aie::device<acap::aie::layout::vc1902> d:
  // 1 buffer per tile
  svcl::buffer<int> b[d.x size][d.v size];
  // Initialize on the host each buffer with 3 sequential values
  d.for each tile index([&](int x, int v) {
   b[x][y] = { 3 };
    svcl::host accessor a { b[x][v] }:
    std::iota(a.begin(), a.end(),
              (d.x \text{ size } * v + x) * a.get count()):
  }):
```

```
Submit some work on each tile, which is SYCL sub-device
d.for each tile index([&](int x, int y) {
  d. tile (x. y), submit([&](auto& cgh) {
    acap::aie::accessor a { b[x][v], cgh };
    cgh.single_task([=] {
      for (auto& e : a)
        e += 42:
    });
  });
});
// Wait for the end of each tile execution
d.for each tile([](auto& t) { t.wait(); });
// Check the result
d.for each tile index([&](int x, int v) {
  for (sycl::host accessor a { b[x][y] }:
       auto&& [i, e] : ranges::views::enumerate(a))
    if (e != (d, x \text{ size} * v + x) * a.get count() + i + 42)
      throw "Bad computation":
});
```





## Provide also more collaborative spatial programming model

```
void compute() {
 auto& m = t :: mem():
  for (int i = 0; i < image size; ++i)
   for (int i = 0; i < image size - 1; ++i) {
     // dw/dx
     auto north = m.w[i][i + 1] - m.w[i][i]:
     // Integrate horizontal speed
     m.u[i][i] += north * alpha;
  for (int i = 0: i < image size - 1: ++i)
   for (int i = 0: i < image size: ++i) {
     // dw/dv
     auto vp = m.w[j + 1][i] - m.w[j][i];
     // Integrate vertical speed
     m.v[i][i] += vp*alpha;
 t::barrier():
  // Transfer first column of u to next memory module to the Wes
 if constexpr (Y & 1) {
    if constexpr (t::is_memory_module_east()) {
      auto& east = t::mem east():
     for (int i = 0: i < image size: ++i)
       m.u[i][image_size - 1] = east.u[i][0];
 if constexpr (!(Y & 1)) {
    if constexpr (t::is memory module west())
```

```
auto& west = t::mem west():
       for (int i = 0; i < image size; ++i)
         west.u[i][image size - 1] = m.u[i][0]:
    if constexpr (t::is memory module south()) {
      auto& below = t::mem south():
     for (int i = 0; i < image size; ++i)
       below.v[image_size - 1][i] = m.v[0][i];
   t::barrier():
   for (int i = 1: i < image size: ++i)
     for (int i = 1: i < image size: ++i) {
       // div speed
       auto wp = (m.u[j][i] - m.u[j][i - 1])
                 + (m, v[i][i] - m, v[i] - 1][i]):
       wp \star = m. side[i][i] \star (m. depth[i][i] + m. w[i][i]):
       // Integrate depth
       m.w[i][i] += wp:
       // Add some dissipation for the damping
       m.w[i][i] *= damping:
[...]
```





#### **Outline**



- SYCL for FPGA
- Coarse Grain Configurable Array (CGRA)
- 3 Behind the scene
- Conclusion



## Multi-level implementation/emulation for codesign & debug

#### Different types of implementations

- ▶ Full SYCL compiler & runtime implementation
  - Run on real hardware or hardware simulator
- ▶ Pure SYCL C++ implementation
  - No specific compiler required!
  - Run on (laptop) host CPU at full C++ speed, standard debugging, thread-sanitizer of "hardware features" across device...
    - 1 thread per host...thread, 1 thread per AIE tile, 1 thread per GPU work-item, 1 thread per FPGA work-item
  - Easy code instrumentation for statistics by adapting SYCL C++ classes
  - Use normal debugger
    - Gdb is scriptable in Python to expose new features ©
  - Can experiment with Xilinx devices from year 2030 ©
- Mix-and-match
  - Run some parts of the hardware remotely or in simulators
  - Allow kernels on host CPU while using memory-mapped real hardware (DMA, AXI streams. NoC...)
  - Distribute execution across datacenter (similar to Celerity SYCL for MPI+SYCL)



XILINX.



#### Implementation

- Resycle Intel oneAPI DPC++ implementation
  - SYCL C++ runtime
    - Reuse various back-ends
  - Rely on OpenCL host API of Xilinx XRT to control FPGA
  - Clang front-end to deal with splitting host/device code
  - LLVM passes to massage device code for various targets (address-spaces...)
- Merge from historical triSYCL
  - Specific runtime to handle Xilinx FPGA decorations
  - LLVM passes to massage IR for Xilinx FPGA
    - Translate C++-generated decorations to Xilinx HLS decorations
    - Rename kernels to be Xilinx HLS-compliant
    - Translate LLVM IR 14 down to LLVM IR 6.x digested by Vitis
    - .
- ▶ Python script to drive Xilinx Vitis v++ from Clang driver
  - Kernel compiling from LLVM IR (which is an unsupported feature...)
  - Link kernels together





#### Outline



- SYCL for FPGA
- Coarse Grain Configurable Array (CGRA)
- Behind the scene
- 4 Conclusion



- Disclaimer: triSYCL is an on-going research project ©
  - Lot of features are still missing
  - Use Xilinx Vivado & Vitis for any FPGA work non-focused on C++20
- ► SYCL C++ standard from Khronos Group
  - Pure modern C++ DSEL for simpler heterogeneous computing
  - Single-source & single-language to metaprogram the full architecture across device boundaries
  - It's not magic, it's modern C++! ⊕ 3nm devices deserve 3nm C++! ⊕
  - Target emulation, debug & co-design on CPU for free
- Open-source + open standards
  - Modern heterogeneous system: several accelerators from various vendors
  - Various implementations with back-ends & interoperability with other ecosystems
  - No user locked-in!
- ► Even more interesting since AMD announced will of Xilinx acquisition: CPU, GPU, FPGA, CGRA...





© Copyright 2021 Xilinx

- Disclaimer: triSYCL is an on-going research project ©
  - Lot of features are still missing
  - Use Xilinx Vivado & Vitis for any FPGA work non-focused on C++20
- ▶ SYCL C++ standard from Khronos Group
  - Pure modern C++ DSEL for simpler heterogeneous computing
  - Single-source & single-language to metaprogram the full architecture across device boundaries
  - It's not magic, it's modern C++! ⊕ 3nm devices deserve 3nm C++! ⊕
  - Target emulation, debug & co-design on CPU for free
- Open-source + open standards
  - Modern heterogeneous system: several accelerators from various vendors
  - Various implementations with back-ends & interoperability with other ecosystems
  - No user locked-in!
- ► Even more interesting since AMD announced will of Xilinx acquisition: CPU, GPU, FPGA, CGRA...





- Disclaimer: triSYCL is an on-going research project ©
  - Lot of features are still missing
  - Use Xilinx Vivado & Vitis for any FPGA work non-focused on C++20
- ▶ SYCL C++ standard from Khronos Group
  - Pure modern C++ DSEL for simpler heterogeneous computing
  - Single-source & single-language to metaprogram the full architecture across device boundaries
  - It's not magic, it's modern C++! ⊕ 3nm devices deserve 3nm C++! ⊕
  - Target emulation, debug & co-design on CPU for free
- Open-source + open standards
  - Modern heterogeneous system: several accelerators from various vendors
  - Various implementations with back-ends & interoperability with other ecosystems
  - No user locked-in!
- ► Even more interesting since AMD announced will of Xilinx acquisition: CPU, GPU, FPGA, CGRA...





- Disclaimer: triSYCL is an on-going research project ©
  - Lot of features are still missing
  - Use Xilinx Vivado & Vitis for any FPGA work non-focused on C++20
- ▶ SYCL C++ standard from Khronos Group
  - Pure modern C++ DSEL for simpler heterogeneous computing
  - Single-source & single-language to metaprogram the full architecture across device boundaries
  - It's not magic, it's modern C++! ⊕ 3nm devices deserve 3nm C++! ⊕
  - Target emulation, debug & co-design on CPU for free
- Open-source + open standards
  - Modern heterogeneous system: several accelerators from various vendors
  - Various implementations with back-ends & interoperability with other ecosystems
  - No user locked-in!
- ► Even more interesting since AMD announced will of Xilinx acquisition: CPU, GPU, FPGA, CGRA...







#### SYCL for FPGA

Outline

Compute the universal answer on FPGA

Schematics on Xilinx Alveo U200 FPGA PCIe card Layout on Xilinx Alveo U200 FPGA PCIe card

Enable new application domains on FPGA: path tracing!

Path tracing to push the limits of SYCL, HLS & XRT
Replace old dynamic polymorphism with C++17 std::variant

Layout of path tracer on Xilinx Alveo U200 FPGA PCle card

SYCL can provide refinement levels with C++ abstractions

Handling several external memory banks

Arbitrary precision arithmetic

Build pure C++ user libraries for fancy arithmetic

Arbitrary Vitis options on kernels



Coarse Grain Configurable Array (CGRA)

2	Outline Recap of Versal ACAP's CGRA: AI Engine Array Xilinx C++ ACAP: templated 2D SYCL abstractions Zoom in: each tile as a sub-device + spatial iterating functions Provide also more collaborative spatial programming model	15 16 17 18 19
	Behind the scene	
6	Outline	20
7	Multi-level implementation/emulation for codesign & debug	21
В	Implementation	22
4	Conclusion	
1	Outline	23
2	Conclusion	24
3	Conclusion	25
4	Conclusion	26
	Conclusion	27
	You are here!	28

© Copyright 2021 Xilinx



