Par4All

Open source parallelization for heterogeneous computing

OpenCL & more

Ronan KERYELL³ (rk@hpc-project.com)

HPC Project

9 Route du Colonel Marcel Moraine¹ 92360 Meudon La Forêt, France

Rond Point Benjamin Franklin² 34000 Montpellier, France

Wild Systems, Inc. 5201 Great America Parkway #3241³ Santa Clara, CA 95054, USA


24/01/2012



SOLOMON

Target application: "data reduction, communication, character recognition, optimization, guidance and control, orbit calculations, hydrodynamics, heat flow, diffusion, radar data processing, and numerical weather forecasting"

 Diode + transistor logic in 10-pin TO5 package




Daniel L. Slotnick. « The SOLOMON computer. » Proceedings of the December 4-6, 1962, fall joint computer conference. p. 97–107. 1962





POMP & PompC @ LI/ENS 1987-1992



R. KERYELL

HyperParallel Technologies (1992–1998)

- Parallel computer
- Proprietary 3D-torus network
- DEC Alpha 21064 + FPGA
- HyperC (follow-up of PompC @ LI/ENS Ulm)
 - PGAS (Partitioned Global Address Space) language
 - An ancestor of UPC...

- Closed technology \rightarrow lost for customers and... founders \eformale





HyperParallel Technologies (1992–1998)

- Parallel computer
- Proprietary 3D-torus network
- DEC Alpha 21064 + FPGA
- HyperC (follow-up of PompC @ LI/ENS Ulm)
 - PGAS (Partitioned Global Address Space) language
 - An ancestor of UPC...
- Already on the Saclay Plateau!

Quite simple business model

- Customers need just to rewrite all their code in HyperC ©
- Difficult entry cost... ②
- Niche market... ©
- American subsidiary with dataparallel datamining application acquired by Yahoo! in 1998
- Closed technology → lost for customers and... founders ☺



Present motivations: reinterpreting Moore's law

The good news ©

- Number of transistors still increasing
- Memory storage increasing (DRAM, FLASH...)
- Hard disk storage increasing
- Processors (with captors) everywhere
- Network is increasing
- The bad news ©
 - ▶ Transistors are so small they leak... Static consumption
 - Superscalar and cache are less efficient compared to transistor budget
 - ▶ Storing and moving information is expensive, computing is cheap: change in algorithms...
 - ▶ Light's speed has not improved for a while... Hard to reduce latency
 - Chips are too big to be globally synchronous at multi GHz ©



Present motivations: reinterpreting Moore's law (II)

- ▶ pJ and physics become very fashionable
- ▶ Power efficiency in $\mathcal{O}(\frac{1}{f})$
 - Transistors cannot be used at full speed without melting ② A
- I/O and pin counts
 - Huge time and energy cost to move information outside the chip ©

Parallelism is the only way to go...

Research is just crossing reality!

No one size fit all...

Future will be heterogeneous: GPGPU, Cell, vector/SIMD, FPGA, PIM...

But compilers are always behind... ©





Outline



HPC Project

Par4Al

Scilab to OpenMP, CUDA & OpenCL

4 Results

5 Conclusio

6 Table des matière





HPC Project emergence

2006: Time to be back in parallelism!

Yet another start-up...

- People that met \approx 1990 at the French Parallel Computing military lab SEH/ETCA
- Later became researchers in Computer Science, CINES director and ex-CEA/DAM, venture capital and more: ex-CEO of Thales Computer, HP marketing...
- HPC Project launched in December 2007
- $\bullet \approx 30$ colleagues in France (Montpellier, Meudon), Canada (Montréal with Parallel Geometry) & USA (Santa Clara, CA)






HPC Project

HPC Project hardware: WildNode from Wild Systems

Through its Wild Systems subsidiary company

- WildNode hardware desktop accelerator
 - Low noise for in-office operation
 - x86 manycore
 - nVidia Tesla GPU Computing
 - Linux & Windows



- WildHive
 - ▶ Aggregate 2-4 nodes with 2 possible memory views
 - Distributed memory with Ethernet or InfiniBand

http://www.wild-systems.com



HPC Project software and services

- Parallelize and optimize customer applications, co-branded as a bundle product in a WildNode (e.g. Presagis Stage battle-field simulator, Wild Cruncher for Scilab//...)
- Acceleration software for the WildNode
 - CPU+GPU-accelerated libraries for C/Fortran/Scilab/Matlab/Octave/R
 - ► Automatic parallelization for Scilab, C, Fortran...
 - Transparent execution on the WildNode
- Par4All automatic parallelization tool
- Remote display software for Windows on the WildNode

HPC consulting

- Optimization and parallelization of applications
- High Performance?... not only TOP500-class systems: power-efficiency, embedded systems, green computing...
- Embedded system and application design
- Training in parallel programming (OpenMP, MPI, TBB, CUDA, OpenCL...)





Par4All

Outline



Par4All







We need software tools

- HPC Project needs tools for its hardware accelerators (Wild) Nodes from Wild Systems) and to parallelize, port & optimize customer applications
- Application development: long-term business \long-term commitment in a tool that needs to survive to (too fast) technology change





Expressing parallelism?

- Solution libraries
 - Need to fit your application
- New parallel languages
 - ▶ Rewrite your applications...
- Extend sequential language with #pragma
 - Nicer transition
- Hide parallelism in object oriented classes
 - Restructure your applications...
- Use magical automatic parallelizer





Automatic parallelization

- Major research failure from the past...
- Untractable in the general case ©
- Bad sequential programs? GIGO: Garbage In-Garbage Out...
- But technology widely used locally in main compilers
- To use #pragma, // languages or classes: cleaner sequential program or algorithm first...
- ... and then automatic parallelization can often work ©
- Par4All = automatic parallelization + coding rules
- Often less optimal performance but better time-to-market





Basic Par4All coding rules for good parallelization

- Develop a coding rule manual to help parallelization and... sequential quality!
- Par4All parallelizes loop-nests made from Fortran DO or C99 for loops similar to DO-loops
- Same constraints as for-loop accepted in OpenMP standard
- for ([int] init-expr; var relational-op b; incr-expr) statement
- Increment and bounds: integer expressions, loop-invariant
- relational-op only <, <=, >=, >
- Do not modify loop index inside loop body
- Do not use assert() or compile with -DNDEBUG inside a loop. Assert has potential exit effect
- No goto outside the loop, break, continue



15 / 52

Basic Par4All coding rules for good parallelization

- No exit(), longjump(), setcontext()...
- Data structures
 - **Pointers**
 - Do not use pointer arithmetics
 - Arrays
 - PIPS uses integer polyhedron lattice in analysis, so us affine reference in parallelizable code

```
// Good:
   a[2*i-3+m][3*i-j+6*n]
3 // Bad (polynomial):
   a[2*i*j][m*n-i+j]
```

- Do not use linearized arrays
- Do not use recursion
- Prototype of coding rules report on-line on par4all.org





p4a in a nutshell

Parallelisation

```
p4a matmul.f
```

generates an OpenMP program in matmul.p4a.f

```
!$omp parallel do private(I, K, X)
C multiply the two square matrices of ones
      DO J = 1. N
!$omp parallel do private(K, X)
         DOI = 1, N
            X = 0
!$omp parallel do reduction(+:X)
            DO K = 1. N
               X = X + A(I,K) * B(K,J)
            ENDDO
!$omp end parallel do
            C(I,J) = X
         ENDDO
!$omp end parallel do
      ENDDO
!$omp end parallel do
```





p4a in a nutshell

Parallelisation with compilation

p4a matmul.f -o matmul

generates an OpenMP program ${\tt matmul.p4a.f}$ that is compiled with ${\tt gcc}$ into ${\tt matmul}$

CUDA generation with compilation

p4a --cuda saxpy.c -o s

generates a CUDA program that is compiled with nvcc

OpenCL generation with compilation

p4a -- opencl saxpy.c -o s





Basic GPU execution model

A sequential program on a host launches computational-intensive kernels on a GPU

- Allocate storage on the GPU
- Copy-in data from the host to the GPU
- Launch the kernel on the GPU
- The host waits...
- Copy-out the results from the GPU to the host
- Deallocate the storage on the GPU

Generic scheme for other heterogeneous accelerators too





Rely on PIPS

- PIPS (Interprocedural Parallelizer of Scientific Programs): Open Source project from Mines ParisTech... 23-year old!
- Funded by many people (French DoD, Industry & Research) Departments, University, CEA, IFP, Onera, ANR (French NSF). European projects, regional research clusters...)
- One of the project that introduced polytope model-based compilation
- ≈ 456 KLOC according to David A. Wheeler's SLOCCount
- ... but modular and sensible approach to pass through the years
 - $\triangleright \approx 300$ phases (parsers, analyzers, transformations, optimizers, parallelizers, code generators, pretty-printers...) that can be combined for the right purpose
 - **Abstract interpretation**



- Polytope lattice (sparse linear algebra) used for semantics analysis, transformations, code generation... with approximations to deal with big programs, not only
- NewGen object description language for language-agnostic automatic generation of methods, persistence, object introspection, visitors, accessors, constructors, XML marshaling for interfacing with external tools...
- ▶ Interprocedural à la make engine to chain the phases as needed. Lazy construction of resources
- On-going efforts to extend the semantics analysis for C
- Around 15 programmers currently developing in PIPS (Mines ParisTech, HPC Project, IT SudParis, TÉLÉCOM Bretagne, RPI) with public svn, Trac, git, mailing lists, IRC, Plone, Skype... and use it for many projects
- But still...
 - Huge need of documentation (even if PIPS uses literate programming...)



HPC Project — Wild Systems

Rely on PIPS



- Need of industrialization
- ▶ Need further communication to increase community size





Current PIPS usage

- Automatic parallelization (Par4All C & Fortran to OpenMP)
- Distributed memory computing with OpenMP-to-MPI translation [STEP project]
- Generic vectorization for SIMD instructions (SSE, VMX, Neon, CUDA, OpenCL...) (SAC project) [SCALOPES]
- Parallelization for embedded systems [SCALOPES, SMECY]
- Compilation for hardware accelerators (Ter@PIX, SPoC, SIMD, FPGA...) [FREIA, SCALOPES]
- High-level hardware accelerators synthesis generation for FPGA [PHRASE, CoMap]
- Reverse engineering & decompiler (reconstruction from binary to C)
- Genetic algorithm-based optimization [Luxembourg university+TB]
- Code instrumentation for performance measures
- GPU with CUDA & OpenCL [TransMedi@, FREIA, OpenGPU]



Automatic parallelization

Most fundamental for a parallel execution

Finding parallelism!

Several parallelization algorithms are available in PIPS

- For example classical Allen & Kennedy use loop distribution more vector-oriented than kernel-oriented (or need later loop-fusion)
- Coarse grain parallelization based on the independence of array regions used by different loop iterations
 - Currently used because generates GPU-friendly coarse-grain parallelism
 - Accept complex control code without if-conversion





Outlining

- Need to extract parallel source code into kernel source code: outlining of parallel loop-nests
- Before:

```
for(i = 1;i <= 499; i++)
  for(j = 1; j <= 499; j++) {
    save[i][j] = 0.25*(space[i - 1][j] + space[i + 1][j]
            + space[i][j - 1] + space[i][j + 1]);
```





After:

```
p4a_kernel_launcher_0(space, save);
   [\ldots]
   void p4a_kernel_launcher_0(float_t space[SIZE][SIZE],
                                float_t save[SIZE][SIZE]) {
     for(i = 1: i <= 499: i += 1)
5
          for (j = 1; j \le 499; j += 1)
             p4a_kernel_0(i, j, save, space);
   [\ldots]
9
   void p4a_kernel_0(float_t space[SIZE][SIZE],
                      float t save[SIZE][SIZE].
                       int i,
                       int i) {
13
     save[i][j] = 0.25*(space[i-1][j]+space[i+1][j]
                          +space[i][j-1]+space[i][j+1]);
15
```





From array regions to GPU memory allocation

- Memory accesses are summed up for each statement as regions for array accesses: integer polytope lattice
- There are regions for write access and regions for read access
- The regions can be exact if PIPS can prove that only these points are accessed, or they can be inexact, if PIPS can only find an over-approximation of what is really accessed





From array regions to GPU memory allocation

Example

```
for(i = 0; i <= n-1; i += 1)
  for(j = i; j <= n-1; j += 1)
    h_A[i][j] = 1;</pre>
```

can be decorated by PIPS with write array regions as:

These read/write regions for a kernel are used to allocate with a cudaMalloc() in the host code the memory used inside a kernel and to deallocate it later with a cudaFree()





Communication generation

More subtle approach

PIPS gives 2 very interesting region types for this purpose

- In-region abstracts what really needed by a statement
- Out-region abstracts what really produced by a statement to be used later elsewhere
- In-Out regions can directly be translated with CUDA into
 - copy-in

```
cudaMemcpy(accel_address, host_address,
           size, cudaMemcpyHostToDevice)
```

copy-out

```
cudaMemcpy(host_address, accel_address,
           size, cudaMemcpyDeviceToHost)
```





Loop normalization

- Hardware accelerators use fixed iteration space (thread index starting from 0...)
- Parallel loops: more general iteration space
- Loop normalization

Before

```
for(i = 1;i < SIZE - 1; i++)
  for(j = 1; j < SIZE - 1; j++) {
    save[i][j] = 0.25*(space[i - 1][j] + space[i + 1][j]
            + space[i][i - 1] + space[i][i + 1]):
```

After

```
for(i = 0;i < SIZE - 2; i++)
  for(j = 0; j < SIZE - 2; j++) {
    save[i+1][j+1] = 0.25*(space[i][j+1] + space[i+2][j+1]
           + space[i + 1][j] + space[i + 1][j + 2]);
```





From preconditions to iteration clamping

- Parallel loop nests are compiled into a CUDA kernel wrapper launch
- The kernel wrapper itself gets its virtual processor index with some blockIdx.x*blockDim.x + threadIdx.x
- Since only full blocks of threads are executed, if the number of iterations in a given dimension is not a multiple of the blockDim, there are incomplete blocks ©
- An incomplete block means that some index overrun occurs if all the threads of the block are executed





From preconditions to iteration clamping

So we need to generate code such as

```
void p4a_kernel_wrapper_0(int k, int l,...)
{
    k = blockIdx.x*blockDim.x + threadIdx.x;

1 = blockIdx.y*blockDim.y + threadIdx.y;
    if (k >= 0 && k <= M - 1 && l >= 0 && l <= M - 1)
    kernel(k, l, ...);
}</pre>
```

But how to insert these guards?

 The good news is that PIPS owns preconditions that are predicates on integer variables. Preconditions at entry of the kernel are:

```
1 \quad // \quad P(i\,,j\,,k\,,\,l\,) \  \, \{0 \!\!<\!\!=\!\! k\,,\  \, k \!<\!\!=\! 63, \  \, 0 \!\!<\!\!=\!\! l\,,\  \, l \!<\!\!=\! 63\}
```





Optimized reduction generation

Reduction are common patterns that need special care to be correctly parallelized

$$s=\sum_{i=0}^N x_i$$

- Reduction detection already implemented in PIPS
- Generate #pragma omp reduce in Par4All
- Generate GPU atomic operations





Communication optimization

- Naive approach : load/compute/store
- Useless communications if a data on GPU is not used on host between 2 kernels... ©
- Use static interprocedural data-flow communications
 - ► Fuse various GPU arrays : remove GPU (de)allocation
 - Remove redundant communications
- p4a --com-optimization option since version 1.2





Loop fusion

- Programs ≡ often a succession of (parallel) loops
- Can be interesting to fuse loops together
 - Important for array-oriented languages: Fortran 95, Scilab, C++ parallel class...
 - ► Factorize control : one loop with bigger content
 - More important for heterogeneous accelerators: reduce kernel launch time
 - May avoid memory round trip
 - May cache recycling
- Use dependence graph, regions... to figure out when to fuse
- Sensible parallel promotion of scalar code to reduce parallelism interruption still to be implemented





Par4All Accel runtime



- CUDA or OpenCL can not be directly represented in the internal representation (IR, abstract syntax tree) such as __device__ or <<< >>>
- PIPS motto: keep the IR as simple as possible by design
- Use some calls to intrinsics functions that can be represented directly
- Intrinsics functions are implemented with (macro-)functions
 - ▶ p4a_accel.h has indeed currently 2 implementations
 - p4a_accel-CUDA.h than can be compiled with CUDA for nVidia GPU execution
 - p4a_accel-OpenCL.h for OpenCL, written in C/CPP/C++
 - p4a_accel-OpenMP.h that can be compiled with an OpenMP compiler for simulation on a (multicore) CPU
- Add CUDA support for complex numbers



HPC Project - Wild Systems

Par4All Accel runtime

- Can be used to simplify manual programming too (OpenCL...)
 - Manual radar electromagnetic simulation code @TB
 - One code targets CUDA/OpenCL/OpenMP
- OpenMP emulation for almost free
 - ▶ Use Valgrind to debug GPU-like and communication code! (Nice side effect of source-to-source...)
 - May even improve performance compared to native OpenMP generation because of memory layout change









HPC Project

Par4All

Scilab to OpenMP, CUDA & OpenCL

4 Results







Scilab language

- Interpreted scientific language widely used like Matlab
- Free software
- Roots in free version of Matlab from the 80's
- Dynamic typing (scalars, vectors, (hyper)matrices, strings...)
- Many scientific functions, graphics...
- Double precision everywhere, even for loop indices (now)
- Slow because everything decided at runtime, garbage collecting
 - ▶ Implicit loops around each vector expression
 - Huge memory bandwidth used
 - Cache thrashing
 - Redundant control flow
- Strong commitment to develop Scilab through Scilab Enterprise, backed by a big user community, INRIA...
- HPC Project WildNode appliance with Scilab parallelization
- Reuse Par4All infrastructure to parallelize the code



Scilab & Matlab


- Scilab/Matlab input : sequential or array syntax
- Compilation to C code
- Parallelization of the generated C code
- Type inference to guess (crazy ©) semantics
 - Heuristic: first encountered type is forever
- Speedup > 1000 ☺
- Wild Cruncher: x86+GPU appliance with nice interface
 - ► Scilab mathematical model & simulation
 - ► Par4All automatic parallelization
 - //Geometry polynomial-based 3D rendering & modelling
- Versions to compile to other platforms (fixed-point DSP...)





HPC Project — Wild Systems

Wild Cruncher — Scilab parallelization







Results

Outline



Par4All
Scilab to OpenMP, CUDA & Open

4 Results
5 Conclusion
6 Table des m





Stars-PM

- Particle-Mesh N-body cosmological simulation
- C code from Observatoire Astronomique de Strasbourg
- Use FFT 3D
- Example given in par4all.org distribution





Stars-PM time step

```
void iteration(coord pos[NP][NP][NP],
               coord vel[NP][NP][NP].
               float dens[NP][NP][NP],
               int data[NP][NP][NP],
               int histo[NP][NP][NP]) {
   /* Split space into regular 3D grid: */
  discretisation(pos, data);
   /* Compute density on the grid: */
  histogram(data, histo);
   /* Compute attraction potential
       in Fourier's space: */
  potential(histo, dens);
   /* Compute in each dimension the resulting forces and
       integrate the acceleration to update the speeds: */
  forcex(dens, force);
  updatevel(vel, force, data, 0, dt);
  forcey(dens, force);
  updatevel(vel, force, data, 1, dt);
  forcez(dens. force):
  updatevel(vel, force, data, 2, dt);
   /* Move the particles: */
  updatepos(pos, vel);
```





Results

Stars-PM & Jacobi results

- 2 Xeon Nehalem X5670 (12 cores @ 2,93 GHz)
- 1 GPU nVidia Tesla C2050
- Automatic call to CuFFT instead of FFTW (stubs...)
- 150 iterations of Stars-PM

Speed-up	p4a	Simulation Cosmo.			Jacobi
		32 ³	64 ³	128 ³	
Sequential (time in s)	(gcc -03)	0.68	6.30	98.4	24.5
OpenMP 6 threads	openmp	4.25	4.92	5.9	1.78
CUDA base	cuda	0.77	1.21	3.13	0.36
Optim. comm. 1.1	cuda	3.4	5.38	11	3.8
Optimi commi. 1.1	com-opt.	0.4			
Reduction Optim. 1.1.2	cuda	6.8	19.7	46.9	6.4
ricadotion optim: 1:1.2	com-opt.				0.4
Manual optim.	(gcc -03)	13.6	24.2	54.7	

p4a 1.1.2 introduce generation of CUDA atomic updates for PIPS detected reductions. Other solution to investigate: CuDPP call generation





R. KERYELL

Results

Benchmark results

With Par4All 1.2, CUDA 4.0, WildNode 2 Xeon Nehalem X5670 (12 cores @ 2.93 GHz) with nVidia C2050







Par4All @ FifOmopar4all.org distribution, in examples/Benchmarks HPC Project - Wild Systems R. KERYELL











Saint Cloud gatekeeper & massive virtual I/O





Some events in the area

- Creation of « HPC & GPU Supercomputing Group of Paris Meetup »
 - ▶ 25/01/2012 @ Mines ParisTech, jardins du Luxembourg, Paris
 - + Par4All presentation
 - ▶ meetup.com/HPC-GPU-Supercomputing-Group-of-Paris-Meetup
- Wild Cruncher UV
 - Scilab parallelization on SGI UV
 - 14/02/2012, SGI breakfast @ Novell France, Tour Franklin, La Défense





- GPU (and other heterogeneous accelerators): impressive peak performances and memory bandwidth, power efficient
- Domain is maturing: any languages, libraries, applications, tools... Just choose the good one ©
- Real codes are often not well written to be parallelized... even by human being ©
- At least writing clean C99/Fortran/Scilab... code should be a prerequisite
- Take a positive attitude... Parallelization is a good opportunity for deep cleaning (refactoring, modernization...) improve also the original code
- Open standards to avoid sticking to some architectures
- Need software tools and environments that will last through business plans or companies



- Open implementations are a warranty for long time support for a technology (cf. current tendency in military and national security projects)
- p4a motto: keep things simple
- Open Source for community network effect
- Easy way to begin with parallel programming
- Source-to-source
 - Give some programming examples
 - Good start that can be reworked upon
- A Entry cost
- A A Exit cost! ☺
 - Do not loose control on your code and your data!
- HPC Project is hiring ©





Outline



HPC Project Par4All

Scilab to OpenMP, CUDA & OpenCL

4 Result

Conclusion

6 Table des matières





2 3 4 5 6		From preconditions to iteration clamping Optimized reduction generation Communication optimization Loop fusion Par4All Accel runtime	32 34 35 36 37
	3	Scilab to OpenMP, CUDA & OpenCL	
8		Outline	39
9		Scilab language	40
10		Scilab & Matlab	41
11	_	Wild Cruncher — Scilab parallelization	42
ľ	4	Results	
		Outline	43
12		Stars-PM	44
13		Stars-PM time step	45
14		Stars-PM & Jacobi results	46
15		Benchmark results	47
16 18	5	Conclusion	
20		Outline	48
21		Saint Cloud gatekeeper & massive virtual I/O	49
24		Some events in the area	50
25		Conclusion	51
26			
28	6	Table des matières	
30		Outline	53



54



Vous êtes ici !