ALL PROGRAMMABLE



5G Wireless • Embedded Vision • Industrial IoT • Cloud Computing




Experimenting with SYCL single-source post-modern C++ on Xilinx FPGA

Ronan Keryell & Lin-Ya Yu Xilinx Research Labs IWOCL DHPCC 2018/05/14

Deconstructivism in (hardware) architecture

Typical modern MPSoC: Xilinx Zynq UltraScale+ MPSoC: All Programmable...



Deconstructivism in post-modern architecture (for artistic reasons)






Page 4





© Copyright 2018 Xilinx

FPGA: extreme deconstructivism in (hardware) architecture



https://www.quora.com/What-is-FPGA-How-does-that-works

¿ How to program this?

Position argument 1



Pick a language for unified heterogeneous computing?...

➤ Entry cost

→ ∃ thousands of dead parallel languages...













→ Use standard solutions with open source implementations

K H R O N O S O U

Khronos standards for heterogeneous systems

Connecting Software to Silicon



3D for the Web

Real-time apps and games in-browserEfficiently delivering runtime 3D assets






Vision and Neural Networks

- Tracking and odometry
- Scene analysis/understanding
 - Neural Network inferencing



Machine Learning acceleration
 Embedded vision processing
 High Performance Computing (HPC)

















Real-time 2D/3D

- Virtual and Augmented Reality
- Cross-platform gaming and UI
 - CG Visual Effects
 - CAD and Product Design
 - Safety-critical displays





¿ And what about post-modern C++?

Python/Modern C++/Old C++



Python 3.6
v = [1,2,3,5,7]
for e in v:
 print(e)

std::vector v { 1,2,3,5,7 };
for (auto e : v)
std::cout << e << std::endl;</pre>

```
\rightarrow C++03
std::vector<int> v;
v.push back(1);
v.push back(2);
v.push back(3);
v.push back(5);
v.push back(7);
for (std::vector<int>::iterator e =
v.begin();
     e != v.end();
     ++e)
  std::cout << *e << std::endl;
```

Back to Python...



> Python 3.x (interpreted):

```
def add(x, y):
    return x + y

print(add(2, 3))  # Output: 5

print(add("2", "3")) # Output: 23

print(add(2, "Boom")) # Fails at run-time :-(
```

Modern C++: like Python but with speed and type safet

> Python 3.x (interpreted):

```
def add(x, y):
    return x + y

print(add(2, 3))  # Output: 5

print(add("2", "3"))  # Output: 23

print(add(2, "Boom"))  # Fails at run-time :-(
```

➤ Same in C++14 but compiled + static compile-time type-checking:

- ➤ Automatic type inference for terse generic programming and type safety
 - Without template keyword!

Generic variadic lambdas & operator interpolation



```
#include <iostream>
#include <string>
using namespace std::string literals;
// Define an adder on anything.
// Use new C++14 generic variadic lambda syntax
auto add = [] (auto... args) {
  // Use new C++17 operator folding syntax
  return (... + args);
};
int main() {
 std::cout << "The result is: " << add(1, 2.5, 0xDeadBeefULL) << std::endl;</pre>
 std::cout << "The result is: " << add("begin"s, "end"s) << std::endl;</pre>
```

- > Terse generic programming and type safety
 - Without template keyword!

Position argument 2: start with modern C++...



- > Very successful & ubiquitous language
- ➤ Interoperability: seamless interaction with embedded world, libraries, OS...
- ▶ 2-line description by Bjarne Stroustrup
 - Direct mapping to hardware
 - Zero-overhead abstraction
- ⇒Unique existing position in embedded system to control the full stack!!!
- ➤ Full-stack = combine both low-level aspects with high-level programming
 - Pay only for what you need
- ➤ Open-source production-grade compilers (GCC & Clang/LLVM) & tools
- ➤ Classes can be used to define Domain Specific Embedded Language (DSEL)
- ➤ Not directly targeting FPGA, GPU, DSP...
 - But extensible through classes (→ DSEL)



Matrix addition with producer/consumer tasks in SYCL (SYCL)

```
#include <CL/sycl.hpp>
#include <iostream>
using namespace cl::svcl;
// Size of the matrices
constexpr size t N = 2000;
constexpr size t M = 3000;
int main() {
 { // By sticking all the SYCL work in a {} block, we ensure
   // all SYCL tasks must complete before exiting the block
   // Create a queue to work on default device
   queue q;
   // Create some 2D buffers of float for our matrices
   buffer<double, 2> a{{ N, M }};
   buffer<double, 2> b{{ N, M }};
   buffer<double, 2> c{{ N, M }};
   // Launch a first asynchronous kernel to initialize a
   q.submit([&](auto &cgh) {
       // The kernel write a, so get a write accessor or
       auto A = a.get access<access::mode::write>(cgh)
        // Enqueue parallel kernel on a N*M 2D iteration space
        cgh.parallel for<class init a>({ N, M },
                           [=] (auto index) {
                            A[index] = index[0]*2 + index[1];
                           });
     });
   // Launch an asynchronous kernel to initialize b
   q.submit([&](auto &cgh) {
       // The kernel write b, so get a write accessor on it
       auto B = b.get access<access::mode::write>(can);
        // Enqueue a parallel kernel on a N*M 2D iteration space
        cgh.parallel for<class init b>({ N, M },
                           [=] (auto index) {
                             B[index] = index[0]*2014 + index[1]*42;
                           });
```

```
// Launch asynchronous kernel to compute matrix addition c = a + b
  q.submit([&](auto &cgh) {
      // In the kernel a and b are read, but c is written
      auto A = a.get access<access::mode::read>(cgh);
      auto B = b.get access<access::mode read>(cgh);
      auto C = c.get access<access::mode write>(cgh);
      // Enqueue a parallel kernel
                                     n a N*M 2D iteration space
      cgh.parallel for lass matrix add>({ N, M },
                                      [=] (auto index) {
                                        C[index] = A[index] + B[index];
                                      });
     Request an access to read c from the host-side. The SYCL runtime
     ensures that c is ready when the accessor is returned */
  auto C = c.gst access<access::mode::revd>();
  std::cout << std::endl << "Result:" << std::endl;</pre>
  for (size t i = 0; i < N; i++)
    for (size t j = 0; j < M; j++)
       // Compare the result to the analytic value
      if (C[i][j] != i*(2 + 2014) + j*(1 + 42)) {
        std::cout << "Wrong value " << C[i][j] << " on element "</pre>
                  << i << ' ' << j << std::endl;</pre>
        exit(-1);
std::cout << "Good computation!" << std::endl;</pre>
return 0;
```

- Type-safety & genericity
 - No type definition required inside kernels!
- © Copyright 2018 Xilinx

SYCL 1.2.1 = Pure C++ based DSEL



- ➤ Modern C++ features available for OpenCL
 - Builds on the features of C++11, with additional support for C++14 and C++17
 - Enables ISO C++17 Parallel STL programs to be accelerated on OpenCL devices
 - Simplifies the porting of existing templated C++ Libraries and frameworks, i.e., Eigen, TensorFlow......
- Generic heterogeneous computing model
 - On CPUs, GPUs, FPGAs.....
 - Hierarchical parallelism
- Portability across platforms and compilers
- Single source programming model
 - Better type safety
 - Simpler and cleaner code
 - Compiled host and device code

- ➤ Asynchronous task graph
 - Describes implicitly with kernel tasks using buffers through accessors
 - Automatic overlap kernel executions and communications
- Only Queues needed to direct computations on devices
 - Runtime handles multiple platforms, devices, and context
- Provides the full OpenCL feature set
- ➤ Interoperability with multiple languages
 - OpenCL, OpenGL®, Vulkan®, OpenVX™, DirectX, and other vendor APIs, i.e., HLS C++ & RTL Xilinx FPGA kernels!
- ➤ Host fall-back
 - Easily develops and debugs applications on the host without a device
 - No specific compiler needed for experimenting on host

SYCL implementations


Known implementations of SYCL





- ➤ ComputeCpp by Codeplay https://www.codeplay.com/products/computecpp
 - Most advanced SYCL 1.2.1 implementation, almost CTS compliant
 - Outlining compiler generating SPIR
 - Run on any OpenCL device and CPU, also prototype to Vulkan
 - Can run TensorFlow SYCL, Parallel STL, VisionCpp, SYCL BLAS...
- sycl-gtx https://github.com/ProGTX/sycl-gtx
 - Open source
 - No (outlining) compiler → use some macros with different syntax
- > triSYCL https://github.com/triSYCL/triSYCL

triSYCL

- ➤ Open Source SYCL 1.2.1/2.2
- ➤ Uses C++17 templated classes
- Used by Khronos to define the SYCL and OpenCL C++ standard
 - Languages are now too complex to be defined without implementing...
- On-going implementation started at AMD and now led by Xilinx
- https://github.com/triSYCL/triSYCL
- OpenMP for host parallelism
- Boost.Compute for OpenCL interaction
- Prototype of device compiler for Xilinx FPGA









Low-level view of the device compiler workflow

- ➤ Modified Clang/LLVM 3.9
- ➤ Move to Clang/LLVM 7.0
 - Updated PoCL to support 7.0 version
- ➤ Makefile to control the compilation for now

Example of compilation to device (FPGA...)



```
#include <CL/sycl.hpp>
#include <iostream>
                                                                   // Launch a kernel to do the summation
#include <numeric>
                                                                   q.submit([&] (handler &cgh) {
                                                                       // Get access to the data
#include <boost/test/minimal.hpp>
                                                                       auto a a = a.get access<access::mode::discard write>(cgh);
                                                                       auto a b = b.get access<access::mode::read>(cgh);
                                                                       auto a c = c.get access<access::mode::read>(cgh);
using namespace cl::sycl;
                                                                       // A typical FPGA-style pipelined kernel
constexpr size t N = 300;
using Type = int;
                                                                       cgh.single task<class add>([=,
                                                   Current limitation:
                                                                           d a = drt::accessor<decltype(a a)> { a a },
                                                                           d b = drt::accessor<decltype(a b)> { a b },
int test main(int argc, char *argv[]) {
                                                    need to write this
                                                                           d c = drt::accessor<decltype(a c)> { a c }] {
 buffer<Type> a { N };
                                                                           for (unsigned int i = 0; i < N; ++i)
 buffer<Type> b { N };
 buffer<Type> c { N };
                                                                             d a[i] = d b[i] + d c[i];
                                                                         });
                                                                     });
   auto a b = b.get access<access::mode::discard write>();
   // Initialize buffer with increasing numbers starting at 0
                                                                   // Verify the result
                                                                   auto a a = a.get access<access::mode::read>();
   std::iota(a b.begin(), a b.end(), 0);
                                                                   for (unsigned int i = 0 ; i < a.get count(); ++i)</pre>
                                                                     BOOST CHECK (a a[i] == 5 + 2*i);
   auto a c = c.get access<access::mode::discard write>();
                                                                   return 0;
   // Initialize buffer with increasing numbers starting at 5 }
   std::iota(a c.begin(), a c.end(), 5);
  queue q { default selector {} };
```

© Copyright 2018 Xilinx


SPIR 2.0 "de facto" output with Clang 3.9.1



```
using; ModuleID = 'device compiler/single task vector add drt.kernel.bc'
source filename = "device compiler/single task vector add drt.cpp"
                                                                                                    " ZZZ9test mainiPPcENK3$ 1clERN2cl4sycl7handlerEENKUlvE clEv.exit": ; preds = %for.body.i
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
                                                                                                      ret void
target triple = "spir64"
declare i32 @ gxx personality v0(...)
                                                                                                    attributes #0 = { noinline norecurse nounwind uwtable "disable-tail-calls"="false" "less-precise-
                                                                                                    fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-jump-tables"="false"
                                                                                                    "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "stack-protector-buffer-size"="8"
                                                                                                    "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false"
; Function Attrs: noinline norecurse nounwind uwtable
                                                                                                    "use-soft-float"="false" }
define spir kernel void @TRISYCL kernel 0(i32 addrspace(1)* %f.0.0.0.val, i32 addrspace(1)*
%f.0.1.0.val, i32 addrspace(1)* %f.0.2.0.val) unnamed addr #0 !kernel arg addr space !3
!kernel arg type !4 !kernel arg base type !4 !kernel arg type qual !5 !kernel arg access qual !6 {!llvm.ident = !{!0}
entry:
                                                                                                    !opencl.spir.version = !{!1}
 br label %for.body.i
                                                                                                    !opencl.ocl.version = !{!2}
                                                                                                    !0 = !{!"clang version 3.9.1"}
for.body.i:
                                                  ; preds = %for.body.i, %entry
                                                                                                    !1 = !\{i32\ 2,\ i32\ 0\}
  %indvars.iv.i = phi i64 [ 0, %entry ], [ %indvars.iv.next.i, %for.body.i ]
                                                                                                    !2 = !\{i32 1, i32 2\}
  %arrayidx.i.i = getelementptr inbounds i32, i32 addrspace(1)* %f.0.1.0.val, i64 %indvars.iv.i
                                                                                                    !3 = !\{i32 1, i32 1, i32 1\}
  %0 = load i32, i32 addrspace(1)* %arrayidx.i.i, align 4, !tbaa !7
                                                                                                    !4 = !{!"int *", !"int *", !"int *"}
  %arrayidx.i15.i = qetelementptr inbounds i32, i32 addrspace(1)* %f.0.2.0.val, i64 %indvars.iv.i
                                                                                                    !5 = !\{!"", !"", !""\}
  %1 = load i32, i32 addrspace(1)* %arrayidx.i15.i, align 4, !tbaa !7
                                                                                                    !6 = !{!"read write", !"read write", !"read write"}
  %add.i = add nsw i32 %1, %0
                                                                                                    !7 = !\{!8, !8, i64 0\}
  %arrayidx.i13.i = getelementptr inbounds i32, i32 addrspace(1)* %f.0.0.0.val, i64 %indvars.iv.i
                                                                                                    !8 = !{!"int", !9, i64 0}
  store i32 %add.i, i32 addrspace(1) * %arrayidx.i13.i, align 4, !tbaa !7
                                                                                                    !9 = !{!"omnipotent char", !10, i64 0}
  %indvars.iv.next.i = add nuw nsw i64 %indvars.iv.i, 1
                                                                                                    !10 = !{!"Simple C++ TBAA"}
  %exitcond.i = icmp eq i64 %indvars.iv.next.i, 300
  br i1 %exitcond.i, label %" ZZZ9test mainiPPcENK3$ 1clERN2cl4sycl7handlerEENKUlvE clEv.exit",
label %for.bodv.i
```


After Xilinx SDx 2017.2 xocc ingestion...





After Xilinx SDx 2017.2 xocc ingestion... FPGA layout!





FPGA-specific features and optimizations

Optimize for 1 element work-group



- ➤ Current device implementation focused on FPGA...
- > Typical use case on FPGA
 - No concept of PE in CU... Everything can be generated
 - Typical application with only 1 work-group and 1 work-item
 - Any loop has to be explicitly added
 - Avoid OpenCL work-item offset overhead too…
 - triSYCL runtime generates 1 work-item per work-group + software work-group implementation in it
 - Better control
- > Now generates reqd work group size(1, 1, 1)
 - New LLVM pass -reqd-workgroup-size-1
 - Add metadata for work-group of size (1,1,1) in device compiler to reduce resources on device

Let's try some SYCL vendor extensions...



> SYCL reserves cl::sycl::vendor namespace for some vendor

➤ Why not cl::sycl::vendor::xilinx to experiment with FPGA extensions?

Pipelining loops on FPGA



With Pipelining


Initiation Interval = 1 cycle

CMP

Latency = 3 cycles

Loop Latency = 4 cycles

- ➤ Loop instructions sequentially executed by default
 - Loop iteration starts only after last operation from previous iteration
 - Sequential pessimism → idle hardware and loss of performance ⊗
- ➤ Use loop pipelining for more parallelism



Without Pipelining

- ➤ Efficiency measure in hardware realm: Initiation Interval (II)
 - Clock cycles between the starting times of consecutive loop iterations
 - II can be 1 if no dependency and short operations



Decorating code for FPGA pipelining in triSYCL



Use native C++ construct instead of alien #pragma or attribute (vendor OpenCL or HLS C++...)

```
/** Execute loops in a pipelined manner
   A loop with pipeline mode processes a new input every clock
    cycle. This allows the operations of different iterations of the
    loop to be executed in a concurrent manner to reduce latency.
    \param[in] f is a function with an innermost loop to be executed
in a
    pipeline way.
auto pipeline = [] (auto functor) noexcept {
  /* SSDM instruction is inserted before the argument fur
     to quide xocc to do pipeline. */
  ssdm op SpecPipeline(1, 1, 0, 0, "");
 functor();
```

- Compatible with metaprogramming
- ➤ No need for specific parser/tool-chain!


```
– Just use lambda + intrinsics! ☺
```


```
template<typename T, typename U>
void compute(T (&buffer in)[BLOCK SIZE], U (&buffer out)[BLOCK SIZE]) {
  for (int i = 0; i < NUM ROWS; ++i) {
    for (int j = 0; j < WORD PER ROW; ++j) {
    vendor::xilinx::pipeline([&] {
         int inTmp = buffer in[WORD PER ROW*i+j];
         int outTmp = inTmp * ALPHA;
        buffer out[WORD PER ROW*i+j] = outTmp;
      });
   #ifdef TRISYCL DEVICE
   extern "C" {
    /// SSDM Intrinsics: dataflow operation
    void ssdm op SpecDataflowPipeline(...) attribute ((nothrow, noinline, weak));
    /// SSDM Intrinsics: pipeline operation
    void ssdm op SpecPipeline(...) attribute ((nothrow, noinline, weak));
    /// SSDM Intrinsics: array partition operation
    void ssdm SpecArrayPartition(...) attribute ((nothrow, noinline, weak));
   #else
  /* If not on device, just ignore the intrinsics as defining them as
     empty variadic macros replaced by an empty do-while to avoid some
     warning when compiling (and used in an if branch */
   #define ssdm op SpecDataflowPipeline(...) do { } while (0)
   #define ssdm op SpecPipeline(...) do { } while (0)
   #define ssdm SpecArrayPartition(...) do { } while (0)
   #endif
                                  EXILINX ALL PROGRAMMABLE,
```

Dataflow optimization on FPGA



- > On CPU
 - Functions are executed sequentially
- > On FPGA
 - Functions are implemented in hardware...
 - They coexist!
- ➤ Possible to execute them in parallel! ©
- > Even better when in a loop





Dataflow execution mode

- Each function scheduled as soon as data is available
- Using FIFOs to forward data

Decorating code for dataflow execution in triSYCL



Use native C++ construct instead of alien #pragma or attributes (vendor OpenCL or HLS C++...)

```
#ifdef TRISYCL DEVICE
                                                                        };
extern "C" {
 /// SSDM Intrinsics: dataflow operation
 void ssdm op SpecDataflowPipeline(...) attribute ((nothrow, noinline, weak));
 void ssdm op SpecPipeline(...) attribute ((nothrow, noinline, weak));
 /// SSDM Intrinsics: array partition operation
 void ssdm SpecArrayPartition(...) attribute ((nothrow, noinline, weak));
#else
/* If not on device, just ignore the intrinsics as defining them as
  empty variadic macros replaced by an empty do-while to avoid some
  warning when compiling (and used in an if branch */
#define ssdm op SpecDataflowPipeline(...) do { } while (0)
#define ssdm op SpecPipeline(...) do { } while (0)
#define ssdm SpecArrayPartition(...) do { } while (0)
#endif
```

```
With this mode, Xilinx tools analyze the dataflow dependencies
between sequential functions or loops and create channels (based
on ping-pong RAMs or FIFOs) that allow consumer functions or loops
to start operation before the producer functions or loops have
completed.

This allows functions or loops to operate in parallel, which
decreases latency and improves the throughput.

\[
\text{\param[in]} f is a function that functions or loops in f will be executed
in a dataflow manner.

*/
auto dataflow = [] (auto functor) noexcept {
    /* SSDM instruction is inserted before the argument functor to guide xocc to
    do dataflow. */
    _ssdm_op_SpecDataflowPipeline(-1, "");
    functor();
};
```

- Compatible with metaprogramming
- ➤ No need for specific parser/tool-chain!
 - Just use lambda + intrinsics! ©

Another motivation for single-source feature...



- ➤ Limitations of OpenCL pointed for example by
 - "A Case for Better Integration of Host and Target Compilation When Using OpenCL for FPGAs." Taylor Lloyd, Artem Chikin, Erick Ochoa, Karim Ali, José Nelson Amaral. University of Alberta. FPL/FSP 2017 (27th International Conference on Field-Programmable Logic and Applications / Workshop on FPGAs for Software Programmers)

"Major Field-Programmable Gate Array (FPGA) vendors, such as Intel and Xilinx, provide toolchains for compiling Open Computing Language (OpenCL) to FPGAs. However, the separate host and device compilation approach advocated by OpenCL hides compiler optimization opportunities that can dramatically improve FPGA performance. This paper demonstrates the advantages of combined host and device compilation for OpenCL on FPGAs by presenting a series of transformations that require intercompiler communication."

- https://ieeexplore.ieee.org/document/8084546
- www.fsp-workshop.org/2017/slides/2017_FSP_Combined_Compilation.pdf

Single-source brings more optimization



- > Kernel code optimized according to host parameter value or data type
 - A host constant scalar can be inlined into the kernel
 - Save one API call to send the parameter to the kernel
 - A host constant array/tensor can be inlined into the kernel
 - Save one API call to send the parameter to the kernel
 - Replace memory access by direct constant computation
 - Dead-code elimination

— . . .

- Single-source allows kernel fusion with (manual) metaprogramming
 - Kernel fusion heavily used in TensorFlow for example
 - → Kernel fusion leads to better performance by reducing the launch & memory overhead

→ Can lead to better performance compared to split-source (OpenCL, HLS C/C++...)

Single source SYCL

```
1 #include <CL/sycl.hpp>
   #include <iostream>
   #include <numeric>
  #include <boost/test/minimal.hpp>
  using namespace cl::sycl;
13 constexpr size t NUM ROWS = 64;
14 constexpr size t ELE PER ROW = 64;
15 constexpr size t BLOCK SIZE = NUM ROWS * ELE PER ROW;
16 using Type = int;
17
18 template<typename T, typename U>
19 void readInput(T *buffer in, const U &d b) {
20 for(int i = 0; i < NUM ROWS; ++i)
    for (int j = 0; j < ELE PER ROW; ++j)
      xilinx::pipeline([&] {
23
             buffer in[ELE PER ROW*i+j] = d b[ELE PER ROW*i+j];
      });
25 }
49 int test main(int argc, char *argv[]) {
50 constexpr int alpha = 3;
```

```
51 buffer<Type> a { BLOCK SIZE };
 52 buffer<Type> b { BLOCK SIZE };
55 // Initialize buffer with increasing numbers starting at 0
56 auto a b = b.get access<access::mode::discard write>();
57 std::iota(a b.begin(), a b.end(), 0);
 64 // Construct the gueue from the default OpenCL one.
 65 queue q { default selector {} };
 66 // Launch a kernel to do the summation
 67 q.submit([&] (handler &cgh) {
     // Get access to the data
     auto a a = a.get access<access::mode::discard write>(cgh);
      auto a b = b.get access<access::mode::read>(cgh);
71
      // A typical FPGA-style pipelined kernel
     cgh.single task<class add>([=,
74
              d a = drt::accessor<decltype(a a)> { a a },
75
              d b = drt::accessor<decltype(a b)> { a b } ] {
              xilinx::dataflow([&] {
82
 83
                            readInput(buffer in, d b);
                            compute(buffer in, buffer out, alpha);
84
                            writeOutput(buffer out, d a);
                           });
pp\aght 2018 Xilinx
```



Single source SYCL C++ syntax summary



- > OpenCL C → SYCL C++
- **>** 4+ files → 1 file
- ➤ 250+ lines —— 98 lines
- > Template functions, even kernels make things much more easy
 - Reuse the code!
- > constexpr variables
 - Let compiler do the global host-device optimization for you!

Hardware & Software testing context



- > CPU (Intel core i7-6700)
- FPGA (ADM-PCIE-7V3)
- Linux Ubuntu 17.04
- triSYCL device compiler using Clang/LLVM 3.9
- 2017.2 Xilinx xocc compiler using Clang/LLVM 3.1
- ➤ 2017.2 Xilinx xocc compiler using Clang/LLVM 3.9
- 2017.4 Xilinx xocc compiler using Clang/LLVM 3.1
- 2017.4 Xilinx xocc compiler using Clang/LLVM 3.9
- Xilinx SDx OpenCL runtime 2017.2




Experiments:

- triSYCL (optimized)
- Single-source triSYCL on FPGA with Xilinx-specific optimizations
- triSYCL (non optimized)
- Single-source triSYCL on FPGA
- ➤ HLS C++ (optimized) as built-in OpenCL kernel
- Xilinx HLS C++ on FPGA with Xilinx-specific optimizations
- > HLS C++ (non optimized) as built-in OpenCL kernel
- Xilinx HLS C++ on FPGA
- OpenCL (optimized)
- Targeting Xilinx OpenCL on FPGA with Xilinx-specific optimizations
- OpenCL (non optimized)
- Targeting Xilinx OpenCL on FPGA

Performance on FPGA



➤ Read/Write row of 2D Array



November 2017...

February 2018

d: dataflow p: pipelining no opt: non optimized

Partitioning memories

- ➤ In FPGA world, even memory is configurable!
- > Example of array with 16 elements...
- Cyclic Partitioning
 - Each array element distributed to physical memory banks in order and cyclically
 - Banks accessed in parallel → improved bandwidth
 - Reduce latency for pipelined sequential accesses




Figure 7-1: Physical Layout of Buffer After Cyclic Partitioning

Block Partitioning



- Each array element distributed to physical memory banks by block and in order
- Banks accessed in parallel → improved bandwidth
- Reduce latency for pipelined accesses with some distribution




Figure 7-2: Physical Layout of Buffer After Block Partitioning

Complete Partitioning

- Extreme distribution
- Extreme bandwidth
- Low latency




Figure 7-3: Physical Layout of Buffer After Complete Partitioning

partition_array class in triSYCL use case

```
// A typical FPGA-style pipelined kernel
cgh.single task<class mat mult>([=] {
 // Cyclic Partition for A as matrix multiplication needs
 // row-wise parallel access
 xilinx::partition array<Type, BLOCK SIZE,
         xilinx::partition::cyclic<MAX DIM>> A;
 // Block Partition for B as matrix multiplication needs
 //column-wise parallel access
 xilinx::partition array<Type, BLOCK SIZE,
         xilinx::partition::block<MAX DIM>>> B;
 xilinx::partition array<Type, BLOCK SIZE> C;
});
```

```
int A[MAX_DIM * MAX_DIM];
int B[MAX_DIM * MAX_DIM];
int C[MAX_DIM * MAX_DIM];

//Cyclic Partition for A as matrix multiplication needs row-
wise parallel access

#pragma HLS ARRAY_PARTITION variable=A dim=1 cyclic factor=64

//Block Partition for B as matrix multiplication needs
column-wise parallel access

#pragma HLS ARRAY_PARTITION variable=B dim=1 block factor=64

...

Xilinx HLS C++
```

```
//Cyclic Partition for A as matrix multiplication needs row-
wise parallel access
int A[MAX_DIM * MAX_DIM]

__attribute__((xcl_array_partition(cyclic, MAX_DIM, 1)));

//Block Partition for B as matrix multiplication needs
column-wise parallel access
int B[MAX_DIM * MAX_DIM]

__attribute__((xcl_array_partition(block, MAX_DIM, 1)));
int C[MAX_DIM * MAX_DIM];


...

Xilinx OpenCL C
```

Performance on FPGA



➤ Array Block and Cyclic Partitioning with Matrix Multiplication



a: array partition p: pipelining no opt: non optimized

Conclusion

Conclusion: do it the standard way!



- > C++ is used by millions of programmers and billions of end-users
 - Runs the world infrastructure!
 - -2018 Draper prize: Bjarne Stroustrup, for conceptualizing and developing the C++ programming language
- > Real final applications for embedded systems:
 - Crazily optimized both on hosts and accelerators
 - Need to finely control even more heterogeneity in the future...
- ➤ Single-source & sYstem-wide C++ Language is compelling for the full application
- > SYCL can cope with FPGA extensions for better control and performance
 - Pipelining, data-flow execution, fixed-point & arbitrary precision
- ➤ Pure C++ → easy implementation & CPU emulation
- > SYCL can target full stack in a modern MP-SoC
 - Seamless integration of CPU, GPU, OpenAMP, MicroBlaze, accelerators... Not only OpenCL

And now we have a mascot...



Thanks to Dominic Agoro-Ombaka during Khronos F2F Montréal ©!

Bonus slides

Generic adder in 25 lines of SYCL & C++17



```
auto generic adder = [] (auto... inputs) {
                                                                                                 ko[i] = compute(operands);
  auto a = boost::hana::make tuple(buffer<typename decltype(inputs)::value type>
                                                                                               });
    { std::begin(inputs),
                                                                                        });
                                                                                         return output.template get access<access::mode::read write>();
      std::end(inputs) }...);
  auto compute = [] (auto args) {
                                                                                      };
    // f(... f(f(f(x1, x2), x3), x4) ..., xn)
                                                                                       int main() {
                                                                                         std::vector<int> u { 1, 2, 3 };
    return boost::hana::fold left(args, [] (auto x, auto y) { return x + y; });
                                                                                         std::vector<float> v { 5, 6, 7 };
  };
                                                                                         for (auto e : generic_adder(u, v))
  auto size = a[0 c].get count();
  auto pseudo_result = compute(boost::hana::make_tuple(*std::begin(inputs)...));
                                                                                           std::cout << e << ' ';
  using return value type = decltype(pseudo result);
                                                                                         std::cout << std::endl;</pre>
                                                                                         std::vector<double> a { 1, 2.5, 3.25, 10.125 };
  buffer<return value type> output { size };
                                                                                         std::set<char> b { 5, 6, 7, 2 };
  queue {}.submit([&] (handler& cgh) {
      auto ka = boost::hana::transform(a, [&] (auto b) {
                                                                                         std::list<float> c { -55, 6.5, -7.5, 0 };
          return b.template get access<access::mode::read>(cgh);
                                                                                         for (auto e : generic adder(a, b, c))
                                                                                           std::cout << e << ' ';
        });
      auto ko = output.template get access<access::mode::discard write>(cgh);
                                                                                         std::cout << std::endl;</pre>
                                                                                         return 0;
      cgh.parallel for<class gen add>(size, [=] (id<1> i) {
          auto operands = boost::hana::transform(ka, [&] (auto acc) {
                                                                                       6810
                                                                                       -52 14 1.75 17.125
              return acc[i];
            });
```

Generic executor in 25 lines of SYCL & C++17



```
auto generic executor = [] (auto op, auto... inputs) {
                                                                                           });
  auto a = boost::hana::make tuple(buffer<typename decltype(inputs)::value type> });
                                                                                    return output.template get access<access::mode::read write>();
    { std::begin(inputs),
      std::end(inputs) }...);
                                                                                  };
  auto compute = [&] (auto args) {
                                                                                   int main() {
   // f(... f(f(f(x1, x2), x3), x4) ..., xn)
                                                                                    std::vector<int> u { 1, 2, 3 };
    return boost::hana::fold left(args, op);
                                                                                    std::vector<float> v { 5, 6, 7 };
                                                                                    for (auto e : generic executor([] (auto x, auto y) { return x + y; }, u, v))
  };
                                                                                      std::cout << e << ' ';
  auto pseudo result = compute(boost::hana::make tuple(*std::begin(inputs)...));
  using return value type = decltype(pseudo_result);
                                                                                     std::cout << std::endl;</pre>
  auto size = a[0 c].get count();
                                                                                     std::vector<double> a { 1, 2.5, 3.25, 10.125 };
  buffer<return value type> output { size };
  queue {}.submit([&] (handler& cgh) {
                                                                                    std::set<char> b { 5, 6, 7, 2 };
      auto ka = boost::hana::transform(a, [&] (auto b) {
                                                                                     std::list<float> c { -55, 6.5, -7.5, 0 };
                                                                                    for (auto e : generic_executor([] (auto x, auto y) { return 3*x - 7*y; },
          return b.template get access<access::mode::read>(cgh);
        });
                                                                                                                    a, b, c))
                                                                                      std::cout << e << ' ';
      auto ko = output.template get access<access::mode::discard write>(cgh);
      cgh.parallel for<class gen add>(size, [=] (id<1> i) {
                                                                                     std::cout << std::endl;</pre>
          auto operands = boost::hana::transform(ka, [&] (auto acc) {
                                                                                     return 0:
              return acc[i];
                                                                                    6 8 10
            });
          ko[i] = compute(operands);
                                                                                    352 -128 -44.25 -55.875
```

Modern metaprogramming as... hardware design tool



➤ Alternative implementation of

```
auto compute = [] (auto args) {
   return boost::hana::fold_left(args, [] (auto x, auto y) { return x + y; });
}; // f(... f(f(f(x1, x2), x3), x4) ..., xn)
```

- Possible to use other Boost. Hana algorithms to add some hierarchy in the computation (Wallace's tree...)
- Or to sort by type to minimize the hardware usage starting with "smallest" types
- → Various space/time/power trade-offs directly using metaprogramming! ©
- ➤ Metaprogramming allows various implementations according to the types, sizes...
 - Kernel fusion, pipelined execution...
 - Codeplay VisionCpp, Eigen kernel fusion, Halide DSL...
 - In sync with C++ proposal on executors & execution contexts
- C++2a introspection & metaclasses will allow quite more!
 - Generative programming... http://www.open-std.org/jtc1/sc22/wg21/docs/papers/2017/p0707r2.pdf
 - Mind-blowing... https://www.youtube.com/watch?v=4AfRAVcThyA
 - Express directly and specialize code for each PE of a TPU for example
- ➤ Imagine if SystemC was invented with C++2a instead of C++98...

ISO C++ SG7



- ➤ Study group 7 Compile-time programming (chair Chandler Carruth, Google)
- ▶ 2 different approaches already implemented before ratification
 - Experiment ahead & give feedback to committee
 - First focused on compile-time reflection capabilities, then expanded to compile-time programming in general
- http://www.open-std.org/jtc1/sc22/wg21/docs/papers/2018/p0707r3.pdf

```
$T: metaclass reflecting type T, $expr : reflect expression expr
constexpr { // execute this at compile time
   for... (auto m : $T.variables()) // examine each member variable m in T
   if (m.name() == "xyzzy") // if there is one with name "xyzzy"
        -> { int plugh; } // then inject also an int named "plugh"
}
```

- → Can push SYCL Next to stratospheric levels ©
 - Adapting datastructures to hardware specs... Automatic AOS/SOA transformations, remapping...

Experimenting with fixed-point types

Experimenting with fixed-point types



- > Fixed-point implementation relies on existing ISO C++ CNL implementation
 - Interesting proposal of layered C++ library for fixed-point types by John McFarlane
 https://github.com/johnmcfarlane/cnl
 - Work well with triSYCL on CPU: the virtue of SYCL as pure C++ ☺
 - -Can also works with Xilinx HLS C++ type ap int<> in emulation on CPU
- ➤ Issue with triSYCL compiler about class constructors & address spaces
 - In Clang C++ object default constructors have parameter only in address space 0
 - Constructors, assignments, template deduction, overloading... need to work with other address spaces
 - Global, private, constant, generic
 - Looking at how OpenCL C++ solves these issues
 - Interesting to factorize out this code while upstreaming OpenCL C++ and SYCL compilers
 - Waiting for rebasing triSYCL on Clang/LLVM 7/ToT

Example of using fixed_point type in triSYCL



```
#include <CL/sycl.hpp>
#include <cnl/fixed point.h>
using namespace cl::sycl;
using namespace cnl;
constexpr size t N = 1024;
using Type = fixed point<char, -4>;
using HighType = fixed point<int, -8>;
int test main(int argc, char *argv[]) {
  buffer<HighType> a { N };
  buffer<Type> b { std::begin(source input),
          std::end(source input) };
  buffer<Type> c { std::begin(source input 1),
          std::end(source input 1) };
  for (int j = 0; j < 100; j++) {
    // Launch a kernel to do the operations
    Page 53
```

```
q.submit([&] (handler &cgh) {
           // Get access to the data
           auto a a = a.get access<</pre>
             access::mode::discard write>(cgh);
           // A typical FPGA-style pipelined kernel
           cgh.single task<class add>([=,
             d a = drt::accessor<decltype(a a)> { a a },
             d b = drt::accessor<decltype(a b)> { a b },
             d c = drt::accessor<decltype(a c)> { a c }] {
             decltype(d a)::value type sum = 0.0;
             for (unsigned int i = 0; i < N; ++i)
               sum += d c[i];
             for (unsigned int i = 0; i < N; ++i)
               d a[i] = d b[i] * sum;
             });
           });
         return 0;
                                XILINX > ALL PROGRAMMABLE.
© Copyright 2018 Xilinx
```

Hardware & Software testing context



- CPU (Intel core i7-6700)
- ➤ FPGA (ADM-PCIE-7V3)
- Linux Ubuntu 17.10
- triSYCL device compiler using Clang/LLVM 3.9
- 2017.2 Xilinx xocc compiler using Clang/LLVM 3.1
- ➤ 2017.2 Xilinx xocc compiler using Clang/LLVM 3.9
- Xilinx SDx OpenCL runtime 2017.2



Experiments:

- ➤ triSYCL fixed-point
- Single-source triSYCL with CNL fixed-point type on FPGA
- > triSYCL float
- Single-source triSYCL with floating-point type on FPGA
- triSYCL ap_fixed interoperability
- Interoperability with HLS C++ kernel using ap_fixed type on FPGA
- > triSYCL float interoperability
- Interoperability with HLS C++ kernel using floating-point type on FPGA
- > HLS C++ float
- Xilinx HLS C++ with floating-point type on FPGA
- ➤ HLS C++ ap_fixed
- Xilinx HLS C++ with ap_fixed type on FPGA

Comparing Implementation Results for the Designs



Language	Туре	LUT	LUTMem	REG	BRAM	DSP
triSYCL	float	2898	1348	3131	1	5
triSYCL	fixed_point	2469	1134	2752	1	1
HLS C++	float	1450	75	2517	1	5
HLS C++	ap_fixed	1651	76	2666	1	1

