ALL PROGRAMMABLE



5G Wireless • Embedded Vision • Industrial IoT • Cloud Computing



Single-source SYCL C++ on Xilinx FPGA

Xilinx Research Labs
Khronos booth @SC17 2017/11/12—19

K H R O N O S O U

Khronos standards for heterogeneous systems

Connecting Software to Silicon



3D for the Web

Real-time apps and games in-browserEfficiently delivering runtime 3D assets





Vision and Neural Networks

- Tracking and odometry
- Scene analysis/understanding
 - Neural Network inferencing



Machine Learning acceleration
 Embedded vision processing
 High Performance Computing (HPC)









Real-time 2D/3D

- Virtual and Augmented Reality
- Cross-platform gaming and UI
 - CG Visual Effects
 - CAD and Product Design
 - Safety-critical displays
























Over 100 members worldwide

Any company is welcome to join









SONY





































HUAWEI































































































































































Complete example of matrix addition in OpenCL SYCL


```
#include <CL/sycl.hpp>
#include <iostream>
using namespace cl::sycl;
constexpr size t N = 2;
constexpr size t M = 3;
using Matrix = float[N][M];
// Compute sum of matrices a and b into c
int main() {
Matrix a = \{ \{ 1, 2, 3 \}, \{ 4, 5, 6 \} \};
Matrix b = { \{2, 3, 4\}, \{5, 6, 7\}\};
Matrix c;
 {// Create a queue to work on default device
  queue q;
  // Wrap some buffers around our data
 buffer A { &a[0][0], range { N, M } };
      Page 4
```

```
buffer B { &b[0][0], range { N, M } };
 buffer C { &c[0][0], range { N, M } };
 // Enqueue some computation kernel task
 q.submit([&](handler& cgh) {
  // Define the data used/produced
  auto ka = A.get access<access::mode::read>(cgh);
  auto kb = B.get access<access::mode::read>(cgh);
  auto kc = C.get access<access::mode::write>(cgh);
  // Create & call kernel named "mat add"
  cgh.parallel for<class mat add>(range { N, M },
     [=](id<2>i) { kc[i] = ka[i] + kb[i]; }
 );
}); // End of our commands for this queue
} // End scope, so wait for the buffers to be released
// Copy back the buffer data with RAII behaviour.
std::cout << "c[0][2] = " << c[0][2] << std::endl;
return 0;
```


triSYCL



- ➤ Open Source SYCL 1.2/2.2
- ➤ Uses C++17 templated classes
- Used by Khronos to define the SYCL and OpenCL C++ standard
 - Languages are now too complex to be defined without implementing...
- On-going implementation started at AMD and now led by Xilinx
- https://github.com/triSYCL/triSYCL
- OpenMP for host parallelism
- Boost.Compute for OpenCL interaction
- Prototype of device compiler for Xilinx FPGA








SPIR 2.0 "de facto" output with Clang 3.9.1



```
using; ModuleID = 'device compiler/single task vector add drt.kernel.bc'
source filename = "device compiler/single task vector add drt.cpp"
                                                                                                    " ZZZ9test mainiPPcENK3$ 1clERN2cl4sycl7handlerEENKUlvE clEv.exit": ; preds = %for.body.i
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
                                                                                                      ret void
target triple = "spir64"
declare i32 @ gxx personality v0(...)
                                                                                                    attributes #0 = { noinline norecurse nounwind uwtable "disable-tail-calls"="false" "less-precise-
                                                                                                    fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-jump-tables"="false"
                                                                                                    "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "stack-protector-buffer-size"="8"
                                                                                                    "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false"
; Function Attrs: noinline norecurse nounwind uwtable
                                                                                                    "use-soft-float"="false" }
define spir kernel void @TRISYCL kernel 0(i32 addrspace(1)* %f.0.0.0.val, i32 addrspace(1)*
%f.0.1.0.val, i32 addrspace(1)* %f.0.2.0.val) unnamed addr #0 !kernel arg addr space !3
!kernel arg type !4 !kernel arg base type !4 !kernel arg type qual !5 !kernel arg access qual !6 {!llvm.ident = !{!0}
entry:
                                                                                                    !opencl.spir.version = !{!1}
 br label %for.body.i
                                                                                                    !opencl.ocl.version = !{!2}
                                                                                                    !0 = !{!"clang version 3.9.1"}
for.body.i:
                                                  ; preds = %for.body.i, %entry
                                                                                                    !1 = !\{i32\ 2,\ i32\ 0\}
  %indvars.iv.i = phi i64 [ 0, %entry ], [ %indvars.iv.next.i, %for.body.i ]
                                                                                                    !2 = !\{i32 1, i32 2\}
  %arrayidx.i.i = getelementptr inbounds i32, i32 addrspace(1)* %f.0.1.0.val, i64 %indvars.iv.i
                                                                                                    !3 = !\{i32 1, i32 1, i32 1\}
  %0 = load i32, i32 addrspace(1)* %arrayidx.i.i, align 4, !tbaa !7
                                                                                                    !4 = !{!"int *", !"int *", !"int *"}
  %arrayidx.i15.i = qetelementptr inbounds i32, i32 addrspace(1)* %f.0.2.0.val, i64 %indvars.iv.i
                                                                                                    !5 = !\{!"", !"", !""\}
  %1 = load i32, i32 addrspace(1)* %arrayidx.i15.i, align 4, !tbaa !7
                                                                                                    !6 = !{!"read write", !"read write", !"read write"}
  %add.i = add nsw i32 %1, %0
                                                                                                    !7 = !\{!8, !8, i64 0\}
  %arrayidx.i13.i = getelementptr inbounds i32, i32 addrspace(1)* %f.0.0.0.val, i64 %indvars.iv.i
                                                                                                    !8 = !{!"int", !9, i64 0}
  store i32 %add.i, i32 addrspace(1) * %arrayidx.i13.i, align 4, !tbaa !7
                                                                                                    !9 = !{!"omnipotent char", !10, i64 0}
  %indvars.iv.next.i = add nuw nsw i64 %indvars.iv.i, 1
                                                                                                    !10 = !{!"Simple C++ TBAA"}
  %exitcond.i = icmp eq i64 %indvars.iv.next.i, 300
  br i1 %exitcond.i, label %" ZZZ9test mainiPPcENK3$ 1clERN2cl4sycl7handlerEENKUlvE clEv.exit",
label %for.bodv.i
```


After Xilinx SDx 2017.2 xocc ingestion...





After Xilinx SDx 2017.2 xocc ingestion... FPGA layout!





Code execution on real FPGA



```
rkeryell@xirjoant40:~/Xilinx/Projects/OpenCL/SYCL/triSYCL/branch/device/tests (device)$
device compiler/single task vector add drt.kernel caller
binary size = 5978794
task::add prelude
task::add prelude
task::add prelude
accessor (Accessor &a) : &a = 0x7ffd39395f40
&buffer = 0x7ffd39395f50
accessor (Accessor &a) : &a = 0x7ffd39395f30
&buffer =0x7ffd39395f60
accessor (Accessor &a) : &a = 0x7ffd39395f20
&buffer = 0x7ffd39395f70
single task &f = 0x7ffd39395f50
task::prelude
schedule kernel &k = 0x1516060
Setting up
_ZN2cl4sycl6detail18instantiate_kernelIZZ9test_mainiPPcENK3$_1clERNS0_7handlerEE3addZZ9test_mainiS4_ENKS5_clES7_EUlvE_EEvT0_
aka TRISYCL kernel 0
Name device xilinx adm-pcie-7v3 1ddr 3 0
serialize accessor arg index =0, size = 4, arg = 0
serialize accessor arg index =1, size = 4, arg = 0x1
serialize accessor arg index =2, size = 4, arg = 0x2
**** no errors detected
```



