



Experiments with triSYCL: poor (wo)man shared virtual memory

PPoPP 2016 SYCL workshop

Ronan Keryell

Xilinx Research Labs

2016/03/13



### Outline

- triSYCL
- - The problem
  - Possible solutions
  - Poor (wo)man SVM in C with SYCL
  - Poor (wo)man SVM in C++ with SYCL





triSYCL

# SYCL 1.2 $\equiv$ pure C++14 DSEL

- Implement concepts useful for heterogeneous computing
- Asynchronous task graph
- **Buffers** to define location-independent storage
- Accessors to express usage for buffers and pipes: read/write/...
- Hierarchical parallelism
- Hierarchical storage
  - Rely on C++ allocator to specify storage
- Single source programming model
  - Take advantage of CUDA on steroids & OpenMP simplicity and power

- Compiled for host *and* device(s)
- Enabling the creation of C++ higher level programming models & C++ templated libraries
- Most modern C++ features available for OpenCL
  - Programming interface based on abstraction of OpenCL components (data management, error handling...)
  - Provide OpenCL interoperability
- Host fallback (debug and symmetry for SIMD/multithread on host)
- Directly executable DSEL
- Host emulation for free & no compiler needed for experimenting







triSYCL

# Puns and pronunciation explained













### Future

- SYCL 2.x is coming...
  - Match OpenCL 2.x hardware features & C++17
  - SVM
  - kernel side enqueue
- SYCL DSEL task graph model is pretty generic and not only OpenCL-centric
  - Close to run-time such as StarPU, Nanos++, OpenAMP... and can deal with remote nodes, even with lower level API such as MPI, MCAPI...
    - SYCL can target these runtimes!
  - Actually even not restricted to C++ either (SYPvCL, SYJaCL, SYJSCL, SYCaml...). SYFortranCL on top of Fortran 2008?





### triSYCL

- Open Source implementation using templated C++1z classes
  - On-going implementation started at AMD and now led by Xilinx
  - https://github.com/amd/triSYCL
  - 8 contributors
- Used by Khronos committee to define the SYCL & OpenCL C++ standard
  - ▶ Languages are now too complex to be defined without implementing...
  - ightarrow  $\exists$  private Git repository for future Khronos & experimental Xilinx versions
- Pure C++ implementation & CPU-only implementation for now
  - Use OpenMP for computation + std :: thread for task graph
  - Rely on STL & Boost for zen style
  - CPÚ emulation for free
    - Quite useful for debugging
  - ▶ More focused on correctness than performance for now (array bound check...)
- Looking for good interns © to add outlining compiler to generate SPIR-V based on open source Clang/LLVM, etc.





### Pipes on FPGA

- The actual motivation for pipes in OpenCL standard!
- External memory access main cause for power consumption... ©
- Real FIFO are easy to implement in hardware
  - Simple bus for 1-element FIFO
  - Latches or memory when more elements
  - Very energy efficient
  - High performance
- Possible to have full dataflow applications without host control
- FPGA vendors provide OpenCL extensions for pipe with stronger guarantees
  - ▶ Blocking pipes → simpler applications
  - Static size possible  $\longrightarrow$  direct synthesis
  - Independent work-groups and kernels for producers/consumers connected with pipes
- → Xilinx evaluates pipe extensions for SYCL too





triSYCI

# Producer/consumer with blocking pipe Xilinx extension

```
#include <CL/svcl.hpp>
#include <iostream>
#include <iterator>
constexpr size t N = 3:
using Vector = float[N]:
int main() {
  Vector va = \{ 1, 2, 3 \}:
  Vector vb = \{ 5, 6, 8 \}:
  Vector vc:
    // Create huffers from a & h vectors
    cl::sycl::buffer<float> ba { std::begin(va), std::end(va) };
    cl::svcl::buffer<float> bb { std::begin(vb), std::end(vb) }:
    // A buffer of N float using the storage of vc
    cl::svcl::buffer<float > bc { vc. N }:
    // A pipe of 2 float elements
    cl::sycl::pipe<float > p { 2 };
    // Create a gueue to launch the kernels
    cl::sycl::queue q;
    // Launch the producer to stream A to the pipe
    g.submit([&](cl::svcl::handler &cgh) {
      // Get write access to the pipe
      auto kp = p.get access<cl::svcl::access::write.
                             cl::svcl::access::blocking_pipe>(cgh)
      // Get read access to the data
```

```
auto ka = ba.get access<cl::svcl::access::read>(cgh):
    cah.single task<class producer>([=] {
        for (int i = 0: i != N: i++)
          kp << ka[i]:
      });
    });
  // Launch the consumer that adds the pipe stream with B to C
  g.submit([&](cl::svcl::handler &cgh) {
    // Get read access to the pipe
    auto kp = p.get access<cl::svcl::access::read.
                           cl::svcl::access::blocking_pipe > (cgh):
    // Get access to the input/output buffers
    auto kb = bb.get access<cl::svcl::access::read>(cgh):
    auto kc = bc.get access<cl::svcl::access::write>(cgh):
    cgh.single_task<class_consumer>([=] {
        for (int i = 0: i != N: i++)
          kc[i] = kp.read() + kb[i]:
      });
    });
} /*< End scope for the gueue and the buffers:</p>
      wait for completion a completion & bc copied back to v */
std::cout << std::endl << "Result:" << std::endl:
for(auto e : vc)
  std::cout << e << ".";
std::cout << std::endl:
```



triSYCI

# Motion detection on video in SYCL with blocking static pipes

```
auto window name = "opency test":
cv::namedWindow(window name, cv::WINDOW AUTOSIZE):
cv::Mat rgb data in { NUMPOWS, NUMCOLS, CV 8UC4 }:
cv::Mat rgb data prev { NUMROWS, NUMCOLS, CV 8UC4 }:
cv::Mat rgb data out { NUMPOWS, NUMCOLS, CV 8UC4 }:
cv:: VideoCapture capture:
capture.open("./optical flow input.avi"):
cv::Mat frame:
capture . read (frame):
cv::Mat small frame:
cv::resize(frame, small frame, rgb data in.size());
const int from to [] = \{ 0, 0, 1, 1, 2, 2 \}:
cv::mixChannels(&small frame, 1, &rgb data in, 1, from to, 3):
cv::imshow(window name, rgb data in):
cv :: waitKev (30):
// Create a queue to launch the kernels
cl::svcl::queue a:
int frameont = 0:
// Processing loop
while (capture.read(frame))
  cv::swap(rgb data in, rgb data prev);
  cv::resize(frame, small frame, rgb data in.size());
  cv::mixChannels(&small frame, 1, &rgb data in, 1, from to, 3);
```

```
cl::svcl::buffer<int>
    buf in { (int *) rgb data in.data, NUMPOWS*NUMCOLS }.
    buf prey { (int *) rgb data prey.data. NUMPOWS*NUMCOLS }.
    buf out { (int *) rgb data out.data. NUMPOWS*NUMCOLS }:
  // Send the images to the pipes
  read data(q, buf in, buf prev):
   // Color conversion and sobel on the current image
  rgb_pad2vcbcr_in(g):
  sobel filter pass(g):
  // Color conversion and sobel on the previous image
  // \todo Unify rgb pad2vcbcr in and rgb pad2vcbcr prev
  rgb_pad2vcbcr_prev(g):
  // \todo Unify sobel filter and sobel filter pass
  sobel filter(a):
  // Compare 2 sobel outputs
  diff image(g):
  combo image(q, 0);
  // Color conversion and receive image from pipe
  ycbcr2rgb_pad(q);
  write data(q, buf out);
std::cout << "frame " << framecnt++ << " done\n":
cv::imshow(window name, rgb data out);
cv::waitKev(30):
```





triSYCL

## triSYCL C++ for FPGA

- Xilinx FPGA
  - Clocks
  - AXI ports
  - AXI stream ports
  - Interrupt ports
  - ► I/O devices (Ethernet, Interlaken, ADC, DAC, video...)
  - Reset
  - Dynamic Voltage and Frequency Scaling (DVFS)
  - Dynamic reconfiguration
  - Kernel scheduling
- Use native kernels to access specific I/O & IP
  - Single source C++ → hidden in "normal" class interface

- Add location/placement in device & sub-device selectors
- Use C++11 allocators to select memory type & location
- Use accessors to define read/write/bus (AXI4 master/slave/...)/pipe/linear/... data access
- Use SystemC-like data types for user-defined size & precision
- C++: normal API to control run-time & OS
- Tool metadata can be moved optionally from XML/TCL/JSON/... into C++ classes
  - ► Metaprogramming HLS ⊚





### Outline

- 1 triSYCI
- Poor (wo)man shared-virtual memory
  - The problem
  - Possible solutionsPoor (wo)man SVM in C with SYCL
  - Poor (wo)man SVM in C++ with SYCL
- 3 The making of this presentation
- 4 Conclusion





### Outline

- 1 triSYCL
- Poor (wo)man shared-virtual memory
  - The problem
  - Possible solutions
  - Poor (wo)man SVM in C with SYCL
  - Poor (wo)man SVM in C++ with SYCL
- The making of this presentation
- 4 Conclusion





## On one side: C/C++ programming model

- Inherited from Von Neumann-Eckert-Mauchly machines...
- Single memory system with data and instructions accessed by addresses
- Data structures based on pointers (address abstraction)
- Typical computer job
  - Dereferencing pointers
  - Pointer chasing to walk data structures





- Moving data is energy-hungry and slow...
  - A 32-bit integer computation is several orders of magnitude less costly than fetching the value from memory
- Host computer connected to massively parallel specialized accelerators working on local memory
  - Too slow and inefficient to share main memory
- Simplified memory system on accelerator
  - Often no full-fledged virtual memory
  - Sometime different address size (64-bit vs 16-bit address bus)
- Complex explicitly managed memory hierarchy
  - Global, local, private address spaces in OpenCL
  - External DDR RAM, URAM, BRAM, registers in Xilinx FPGA
- No direct relation between address on host and accelerator
  - ▶ Pointer on 1 side completely unrelated on the other side ③
- No direct sharing anyway... ②





### Thanks to Stefan Zellmann

• This talks is a side effect of https://github.com/amd/triSYCL/issues/11





### Outline

- triSYCL
- Poor (wo)man shared-virtual memory
  - The problem
  - Possible solutions
  - Poor (wo)man SVM in C with SYCL Poor (wo)man SVM in C++ with SYCL
- The making of this presentation
- Conclusion





# Use real shared memory

- Shared virtual memory in OpenCL 2
  - Coarse grain buffer SVM guarantees that addresses inside buffers are the same on host and device
  - Fine grain SVM modes add finer interaction between host an accelerator
  - Coming soon in next SYCL version too
- Simple to use: almost no change in software ©
- Requires some hardware support
  - But simple for coarse grain buffer SVM: adder on address bus for translation or MMU
- Cannot be possible in very efficient and heterogeneous architectures (different address sizes, not shared bus...)
- May be less efficient than a share-nothing architecture





# Marshalling/unmarshalling data structure

- Serialize data structure
  - ASN.1, XML, JSON, YAML, ProtoBuf...
- Prettyprinter/parser on both host and accelerator side
  - Can allow data-compression & reorganization/defragmentation...
  - Allows different memory organizations on host and device
    - Allows different address spaces with different address sizes
- Big cost at transfer time
  - Translation even for data that may not be used
- No execution cost once the translation is done





### Pure software translation

- Off-line translation
  - Bulk transfer and walk data structure with in place translation
  - Big cost at transfer time
  - Not intrusive otherwise
- On-line translation
  - Rewrite code of each access on the accelerator or host
    - Add code around each pointer use to do address translation
  - Can allow efficient raw copy of data structures
  - No 1-time big translation cost
  - Small cost added to each access
  - Allows different address spaces with different address sizes
  - According to application, more interesting to do either on host or accelerator side
    - Translation on host may minimize storage if smaller address on accelerator
    - Accelerators are fast on parallel operations
    - Translation address can be efficient on GPU & FPGA: 1 addition





### Outline

- 1 triSYCL
- Poor (wo)man shared-virtual memory
  - The problem
  - Possible solutionsPoor (wo)man SVM in C with SYCL
  - Poor (wo)man SVM in C++ with SYCL
- The making of this presentation
- 4 Conclusion





### Running example: list-like data structure in plain C++

```
#include <iostream>
constexpr std::size t N = 4:
template <typename T, std::size t S>
struct simple list {
  struct element {
   T value:
    element *next = nullptr:
  };
  element alloc[N]:
  void walk(const element &e) const {
    std::cout << "Value = " << e.value
              << std::endl:
    if (e.next)
      walk(*e.next);
};
```

```
int main(int argc, char *argv[]) {
  simple list<int. N> a:
  // Initialize the data structure
  for (std::size \ t \ i = 0: \ i != N: ++i)  {
    a.alloc[i].value = i:
    if (i < N - 1)
      // Link current element to its successor
      a.alloc[i].next = &a.alloc[i + 1];
  a.walk(a.alloc[0]);
  a.alloc[0].next = &a.alloc[2];
  a.alloc[2].value = 42;
  a.alloc[2].next = nullptr;
  a.walk(a.alloc[0]);
  return 0:
```





# Running the example...

Original data structure

@	value	next
0x7ffd1f4ece60	0	0x7ffd1f4ece70
0x7ffd1f4ece70≰	1	0x7ffd1f4ece80
0x7ffd1f4ece80≰	2	0x7ffd1f4ece90
0x7ffd1f4ece90 <b>∠</b>	3	0

	Value	=	0
4	Value	=	1
7	Value		2

Value = 2 Value = 3

Reorganized data structure

O		
@	value	next
0x7ffd1f4ece60	0	_0x7ffd1f4ece80
0x7ffd1f4ece70	/1	0x7ffd1f4ece80
0x7ffd1f4ece80≰	42	0
0x7ffd1f4ece90	3	0

$$\sim$$
 Value = 0 Value = 42



#include <iostream>

## List-like data structure in SYCL (wrong version)

```
constexpr std::size t N = 4;
        template <typename T. std::size t S>
        struct simple list {
          struct element {
            T value:
            element *next = nullptr:
          };
          element alloc[N]:
          void walk(const element &e) const {
            std::cout << "Value = " << e.value
                       << std::endl:
            if (e.next)
              walk(*e.next):
        int main(int argc. char *argv[]) {
          simple list < int , N> a;
          // Initialize the data structure
          for (std::size\ t\ i=0;\ i!=N;\ ++i) {
            a.alloc[i].value = i:
            if (i < N - 1)
              // Link current element to its successor
Experiments with triSYCL: poor (wo)man shared virtual memory + 1];
```

```
a.walk(a.alloc[0]);
cl::svcl::buffer<simple list<int N>> d { &a. 1 }:
cl::sycl::queue {}.submit([&](cl::sycl::handler &cgh) {
    // request read-write access to our buffer
    auto da =
      d.get access<cl::svcl::access::read write>(cgh):
    // enqueue a single, simple task
    cgh.single task<class update list>([=] () {
         da->walk(da->alloc[0]):
        da\rightarrow alloc[0].next = &da\rightarrow alloc[2]:
        da \rightarrow alloc[2]. value = 42:
        da->alloc[2].next = nullptr:
        da->walk(da->alloc[0]):
     });
  });
a.walk(a.alloc[0]):
return 0:
```

## Running plain (wrong) SYCL example...

value next 0x7fffbfa1ce10 0x7fffbfa1ce20 0x7fffbfa1ce30 0x7fffbfa1ce20 0x7fffbfa1ce40 0x7fffbfa1ce30 0x7fffbfa1ce40 0 On the device value. next 0x7fffbfa1ce50 0x7fffbfa1ce20 0x7fffbfa1ce30 0x7fffbfa1ce60 0x7fffbfa1ce70 0x7fffbfa1ce40 0x7fffbfa1ce80 3 0

•	Reorganized on device		
	@··	value	next
	0x7fffbfa1ce50	0	_0x7fffbfa1ce70
	0x7fffbfa1ce60	1	••0x7fffbfa1ce30
	0x7fffbfa1ce70	42	0
	0x7fffbfa1ce80	3.	0
,	Back on the host	•••	
	@	value	• next

42

3

Dagradian daylar

0x7fffbfa1ce10

0x7fffbfa1ce20

0x7fffbfa1ce40

0x7fffbfa1ce30 4

A Crash forecast...

Original data structure

Work if SVM or on host device





0x7fffbfa1ce70

0x7fffbfa1ce30

0

# Fixing this in SYCL the C way

- Only use host addresses even on device
- Replace manually all the pointer operations by host→device translation + pointer operation (\*, ->, [])
- Replace manually all the address operations by device→host translation + address operation (&, = nullptr)
- Frankenstein's intrusive coding style...



### Outline

- 1 triSYCL
- Poor (wo)man shared-virtual memory
  - The problem
  - Possible solutions
  - Poor (wo)man SVM in C with SYCL
     Poor (wo)man SVM in C++ with SYCL
- The making of this presentation
- 4 Conclusion





## Modern C++ support for dealing with addresses

### SYCL is pure C++!

- Operators can be overloaded in C++ ©: &, \*, ->, []
  - Use device → host or device ← host translation in operations (&, = nullptr, \*,...)
  - ► Unfortunately operator \* overloadable only for an object, not for a pointer type...
    - May require to use proxy object to represent device address...
- nullptr\_t nullptr replaces old void \*NULL
  - ▶ Specific type → possible overloading instead of dynamic test!
- std::addressof useful to return the real address
- Iterators are higher-level abstract pointers...
  - Could hide address translation.
- auto keywords use type inference to avoid a lot of typing
- Allocator manages memory allocation and pointer definition
  - Require application to use pointer traits





## Modern C++ support for dealing with addresses

(II)

- When you are completely lost... Static RTTI typeid(some\_thing).name() give you the type name ©
- Preprocessor macro \_\_SYCL\_DEVICE\_ONLY\_\_ when compiling for device to specialize code on host/device





```
#include <CL/sycl.hpp>
#include <iostream>
constexpr std::size t N = 4:
template <const std::intptr t &Translation. typename T>
struct translated:
template <const std::intptr t &Translation . typename T>
struct translated address {
  using tt = translated < Translation . T>:
  // Keep the address from the internal address space
  tt *address:
  /// Convert a translated address into a normalized internal address
  static auto internalize(tt *external) {
    return reinterpret cast <tt *>(reinterpret cast <char *>(external)
                                   + Translation):
  /// Return the address converted to the translated address space
  auto externalized() {
    return reinterpret cast<tt *>(reinterpret cast<char *>(address)
                                  - Translation):
```





```
/// Return the address converted to the translated address space
auto externalized() const {
  return reinterpret cast < const tt *>(reinterpret cast < const char *>(address)
                                      - Translation):
/// Construct a translated address from the address of a translated type
translated address(tt *orig) : address { internalize(orig) } {}
// To have access to the internal address
auto value() const {
  return address:
/** The beauty of having nullptr instead of NULL
    This avoid testing for null in previous constructor */
translated address(std::nullptr t n) : address { nullptr } {}
tt & operator*()
  return *externalized();
const tt & operator*() const {
  return *externalized():
```





```
tt * operator ->() {
   return externalized():
  tt & operator[](std::size t offset) {
   return externalized()[offset];
 /** Implicit conversion operator to a reference on the address so it
      can behave like a tt address for other operations, such as += or
      differentes */
  operator tt *&() {
   return address:
 /** Conversion to bool to test for nullptr */
  explicit operator bool() const {
   return address:
/** A translated T that inherit from a T to behave like a T
*/
template <const std::intptr t &Translation, typename T>
```





```
(IV)
```

```
struct translated : T {
 // Provide the same constructors and destructors as a T
 using T::T:
 // Return a translated address instead of a real address
 translated address<Translation . T> operator &() {
    return this:
};
template <typename T, std::size t S>
struct simple list {
  static std::intptr t translation;
  struct element {
   T value:
   translated address<translation . element> next = nullptr:
 };
 translated < translation . element > alloc[N]:
 void walk(const element &e) const {
```





```
std::cout << "Value = " << e.value
              << std::endl:
    if (e.next)
      walk(*e.next):
template <typename T, std::size t S>
std::intptr t simple list <T, S>::translation = 0;
int main(int argc, char *argv[]) {
  simple list < int . N> a:
  // Initialize the data structure
 for (std::size\ t\ i=0;\ i\mid =N;\ ++i) {
   a.alloc[i].value = i:
   if (i < N - 1)
      // Link current element to its successor
      a.alloc[i].next = &a.alloc[i + 1]:
 a. walk (a. alloc [01):
 auto a base address = reinterpret cast < const char *>(a.alloc);
```



```
(VI)
```

```
cl::sycl::buffer<simple list<int, N>> d { &a, 1 };
cl::svcl::gueue {}.submit([&](cl::svcl::handler &cgh) {
    // request access to our buffer
    auto da = d.get access < cl::svcl::access::read write > (cgh):
    // enqueue a single, simple task
    cgh.single task < class update list > ([=] () {
         // Initialize the global translation parameter
         simple list < int , N > :: translation = a base address
           - reinterpret cast < const char *>(da->alloc);
        da \rightarrow walk(da \rightarrow alloc[0]):
         da \rightarrow alloc[0].next = &da \rightarrow alloc[2];
        da \rightarrow alloc[2].value = 42:
         da->alloc[2].next = nullptr:
        da->walk(da->alloc[0]):
    });
  3):
a.walk(a.alloc[0]):
return 0:
```





# Running SYCL example with C++ style translation...

Original data structure

@	value	next	next.externalized()
0x7ffe2e262b70	0	-0x7ffe2e262b80	0x7ffe2e262b80
0x7ffe2e262b80🕊		$\sim 0$ x7ffe2e262b90	0x7ffe2e262b90
0x7ffe2e262b90	A SA MAN	.0x7ffe2e262ba0''	0x7ffe2e262ba0
0x7ffe2e262ba0🕊	3	.0	••••

On the device

@	value	next	next.externalized()
0x7ffe2e262bb0	بنبره	·0x7ffe2e262b80	0x7ffe2e262bc0
0x7ffe2e262bc0🔀	1	·0x7ffe2e262b90	0x7ffe2e262bd0
0x7ffe2e262bd0 🕊	2	·0x7ffe2e262ba0	0x7ffe2e262be0
0x7ffe2e262be0 🕊	3	0	0x40

Reorganized on device

	@	value	next	next.externalized()
	0x7ffe2e262bb0	9	0x7ffe2e262b90	0x7ffe2e262bd0
	0x7ffe2e262bc0	1	•0x7ffe2e262b90	0x7ffe2e262bd0
	0x7ffe2e262bd0 <b></b>	42	0	0x40
	0x7ffe2e262be0	3	0	0x40

Back on the host

Dack on the nost			
@	value	next	next.externalized()
0x7ffe2e262b70	0	0x7ffe2e262b90	0x7ffe2e262b90
0x7ffe2e262b80		<b>∼</b> 0x7ffe2e262b90	0x7ffe2e262b90
0x7ffe2e262b90🕊	42	0	0
0x7ffe2e262ba0	3	0	0





### Outline

- - The problem
  - Possible solutions Poor (wo)man SVM in C with SYCL
  - Poor (wo)man SVM in C++ with SYCL
  - The making of this presentation





## Writing these slides is painful... 3

- Actually the previous slides were generated by running real examples

```
\begin{itemize}
\item Original data structure
  \input{/home/kervell/Xilinx/Projects/OpenCL/SYCL/triSYCL/tests/poor woman sym/simple list a allocation.tex}
  \vavers
  \begin{minipage}{0.3\linewidth}
    Value = 0\\
    Value = 1\\
    Value = 2\\
    Value = 3
  \end{minipage}
\item Reorganized data structure
  \input{/home/kervell/Xilinx/Projects/OpenCL/SYCL/triSYCL/tests/poor woman sym/simple list a allocation reorganized.tex}
  \vavers
  \begin{minipage}{0.3\linewidth}
    Value = 0 
    Value = 42
  \end{minipage}
\end{itemize}
```

The code C++ code is instrumented to generate the slide source code





\begin{tabular}{r|c|c|}

## Special effects: the memory diagram LaTeX source code...

```
\cline{2-3}
 @ & \texttt(value) & \texttt(next) \\\cline{2-3}\hline
 \texttt{0x7ffd1f4ece60}\PlaceTextNode{0x7ffd1f4ece60}{} & \texttt{0} & \PlaceTextNode{1-0x7ffd1f4ece70}{}\texttt{0x7ffd1f4ece70}}\\texttt{0x7ffd1f4ece70}}\\\clime{2-
 \texttt(0x7ffd1f4ece70)\PlaceTextNode(0x7ffd1f4ece70)\} & \texttt(1) & \PlaceTextNode(2-0x7ffd1f4ece80)\}\\texttt(0x7ffd1f4ece80)\\\cline(2-
 \texttt(0x7ffd1f4ece80)\PlaceTextNode(0x7ffd1f4ece80)\} & \texttt(2) & \PlaceTextNode(3-0x7ffd1f4ece90)\}\\texttt(0x7ffd1f4ece90)\}\\clime(2-
 \texttt(0x7ffd1f4ece90)\PlaceTextNode(0x7ffd1f4ece90)\{\} & \texttt(3\) & \PlaceTextNode(4-0)\{\}\texttt(0\) \\\ cline(2-3\)
\end{ tabular }
\begin{tikzpicture}[remember_picture.overlay]
 \frac{1}{2} \draw [overlay -> very thick red] (1-0x7ffd1f4ece70) to [bend right] (0x7ffd1f4ece70):
 \draw [overlay -> very thick red] (2-0x7ffd1f4ece80) to[bend right] (0x7ffd1f4ece80):
 \draw [overlay -> very thick red] (3-0x7ffd1f4ece90) to[bend right] (0x7ffd1f4ece90):
\end{tikzpicture}
\begin{tabular}{r|c|c|}
 \cline{2-3}
 @ & \texttt{value} & \texttt{next} \\\cline{2-3}\hline
 \texttt{0x7ffd1f4ece60}\PlaceTextNode{0x7ffd1f4ece60}{} & \texttt{0} & \PlaceTextNode{5-0x7ffd1f4ece80}}\\texttt{0x7ffd1f4ece80} \\\cline{2-
 \texttt{0x7ffd1f4ece70}\PlaceTextNode(0x7ffd1f4ece70)\} & \texttt{1} & \PlaceTextNode(6-0x7ffd1f4ece80)\}\\texttt{0x7ffd1f4ece80} \\\cline{2-
 \texttt{0x7ffd1f4ece80}\PlaceTextNode{0x7ffd1f4ece80}{} & \texttt{42} & \PlaceTextNode{7-0}{}\texttt{0} \\\cline{2-3}
 \texttt(0x7ffd1f4ece90)\PlaceTextNode{0x7ffd1f4ece90)\{\} & \texttt{3} & \PlaceTextNode{8 - 0}\{\}\texttt{0} \\\cline{2 - 3}
\end{tabular}
\begin{tikzpicture}[remember picture.overlay]
 \draw [overlay, ->, very thick, red] (5-0x7ffd1f4ece80) to [bend right] (0x7ffd1f4ece80);
 \draw [overlay -> very thick red] (6-0x7ffd1f4ece80) to[bend right] (0x7ffd1f4ece80):
```





\end{tikzpicture}

```
/* RUN: %{execute}%s
   Experiment with poor (wo)man SVM in plain C++
#include <CL/svcl.hpp>
#include <fstream>
#include <iostream>
#include <set>
#include <sstream>
constexpr std::size t N = 4:
template <typename T, std::size t S>
struct simple_list {
  struct element {
    T value:
    element *next = nullptr:
  element alloc[N1:
  void walk(const element &e) const {
    std::cout << "Value..=.." << e.value
              << std::endl:
    if (e.next)
      walk(*e.next):
```





```
// Generate the name of a "from" node
static auto from_node_name(const void * address, int version) {
 std::ostringstream s:
 s << version << '-' << address;
  return s.str():
// Generate the name of a "to" node
static auto to node name(const void * address)
 std::ostringstream s:
 s << address:
 return s.str();
void LaTeX display(std::string file name) const
 // Number the drawing so we can have unique node labels
  static int drawing number = 0:
  // Create a new output file . discarding old one if any
 std::ofstream output { file name, std::ios base::trunc }:
  struct link {
   const void *from:
    int from version:
   const void *to:
```





```
(III)
```

```
link (const void *from, int from version, const void *to)
       : from { from }, from version { from version }, to { to }
   // Store the linking code to be output later
   std::vector<link> links;
   // To know if an address is about the local object or not
   std::set<const void *> local addresses:
   output << R"(\begin{tabular}{r|c|c|}
....\cline{2-3}
for (const auto &e : alloc)
     ++drawing number:
     local addresses.insert(std::addressof(e)):
     // Display the address
     output << R"(___\texttt{)" << std::addressof(e)
       // Address node landing pad
           << R"(}\PlaceTextNode{)" << to node name(std::addressof(e))
       // Display the value
           << R"(){} & \texttt{) " << e, value
       // The node to point from
           << R"() & \PlaceTextNode()"
```





```
<< from node name(e.next, drawing number)
         << R"(){}\texttt{)" << e.next
         << R"() \\\ cline{2-3})" << std::endl:
  // If the pointer is non null, add a link
  if (e.next)
    links.emplace back(e.next, drawing number, e.next);
output << R"(\end{tabular})" << std::endl:
output << R"(\begin{tikzpicture}[remember_picture.overlav])"</pre>
       << std::endl:
for (const auto &link : links)
  output << R"(__\draw_[overlay,->,very_thick,)"
    // Red if link to a local address, blue otherwise
         << (local addresses.count(link.to) ?
             "red": "blue.loosely dotted")
         << "1.("
    // The node to point from
         << from node name(link.from, link.from version)
         << ") to[bend right] ("
    // The node to point to
         << to node name(link.to)
         << ");" << std::endl:
output << R"(\end{tikzpicture})" << std::endl:
```





```
int main(int argc. char *argv[]) {
  simple list <int. N> a:
  // Initialize the data structure
  for (std::size\ t\ i=0:\ i!=N:++i) {
   a. alloc[i]. value = i;
   if (i < N - 1)
      // Link current element to its successor
     a.alloc[i].next = &a.alloc[i + 1]:
 a.walk(a.alloc[0]);
 a.LaTeX display("simple_list_a_allocation.tex");
 a.alloc[0].next = &a.alloc[2]:
 a, alloc [2], value = 42;
 a.alloc[2].next = nullptr:
 a.walk(a.alloc[0]):
 a.LaTeX_display("simple_list_a_allocation_reorganized.tex");
 return 0:
```







### Outline

- - The problem
  - Possible solutions Poor (wo)man SVM in C with SYCL
  - Poor (wo)man SVM in C++ with SYCL
- Conclusion





Conclusion

### Conclusion

- SYCL C++ Khronos standard provides seamless single-source with OpenCL interoperability
  - Candidate for C++ SG14 standardization.
  - SPIR-V gives portable execution model
  - SYCL ≡ pure C++ → integration with other C/C++ HPC frameworks: OpenCL, OpenMP, libraries (MPI, numerical Eigen/TensorFlow...), C++ DSeL (PGAS...)...
- Simple generic method for providing poor (wo)man SVM
  - Pure C++ solution
  - Always use host address, even on device
  - Add 1 operation on device on all memory operations and address computation
  - Replace T with translated < translation, T>
  - Replace T \* with translated\_address<translation, T>
  - Generic programming: independent of T \( \to \) provided as library possible
- exploration (FPGA, PiM/Near-Memory Computing, various computing models...)
  - Jump in the team!
- SYCL can be used to generate slides too!





Table of content

SVCL 1.2 ≡ pure C++14 DSEL Puns and pronunciation explained Future triSYCL Pipes on FPGA Producer/consumer with blocking pipe Xilinx extension Motion detection on video in SYCL with blocking static pipes triSYCL C++ for FPGA  1 Poor (wo)man shared-virtual memory Outline	Running SYCL example with C++ style translation  The making of this presentation Outline Writing these slides is painful  Special effects: the memory diagram LaTeX source code Solving the meta-problem: the full instrumented running example Conclusion Outline Conclusion
--	---



46 

