Skip to content

A single cycle CPU running on Xilinx Spartan 6 XC6LX16-CS324, supporting 31 MIPS instructions.

License

Notifications You must be signed in to change notification settings

kigawas/MipsCPU

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

17 Commits
 
 
 
 
 
 

Repository files navigation

MipsCPU

A single cycle CPU running on Xilinx Spartan-6 XC6LX16-CS324, supporting 31 MIPS instructions.

  • 31 MIPS instructions.
  • Single Cycle, without interruptions and exceptions(maybe add these features later).

Instructions:

  • R-Type: ADD, ADDU, SUB, SUBU, AND, OR, XOR, NOR, SLT, SLTU, SLL, SLLV, SRL, SRLV, SRA, SRAV, JR
  • I-Type: ADDI, ADDIU, ANDI, ORI, XORI, LW, SW, BEQ, BNE, SLTI, SLTIU, LUI
  • J-Type: J, JAL

MIPS Instruction specifications: MIPS32 Architecture for Programmers(English, PDF Format)

FPGA Information: Xilinx Spartan-6 XC6LX16-CS324

About

A single cycle CPU running on Xilinx Spartan 6 XC6LX16-CS324, supporting 31 MIPS instructions.

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published