forked from bunnie/kovan-fpga
-
Notifications
You must be signed in to change notification settings - Fork 1
/
f_point_mult.xco
81 lines (81 loc) · 2.21 KB
/
f_point_mult.xco
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
##############################################################
#
# Xilinx Core Generator version 14.2
# Date: Sun Dec 2 04:53:38 2012
#
##############################################################
#
# This file contains the customisation parameters for a
# Xilinx CORE Generator IP GUI. It is strongly recommended
# that you do not manually alter this file as it may cause
# unexpected and unsupported behavior.
#
##############################################################
#
# Generated from component: xilinx.com:ip:floating_point:6.1
#
##############################################################
#
# BEGIN Project Options
SET addpads = false
SET asysymbol = true
SET busformat = BusFormatAngleBracketNotRipped
SET createndf = false
SET designentry = VHDL
SET device = xc6slx9
SET devicefamily = spartan6
SET flowvendor = Other
SET formalverification = false
SET foundationsym = false
SET implementationfiletype = Ngc
SET package = csg324
SET removerpms = false
SET simulationfiles = Behavioral
SET speedgrade = -2
SET verilogsim = false
SET vhdlsim = true
# END Project Options
# BEGIN Select
SELECT Floating-point xilinx.com:ip:floating_point:6.1
# END Select
# BEGIN Parameters
CSET a_precision_type=Custom
CSET a_tuser_width=1
CSET add_sub_value=Both
CSET axi_optimize_goal=Resources
CSET b_tuser_width=1
CSET c_a_exponent_width=16
CSET c_a_fraction_width=14
CSET c_compare_operation=Programmable
CSET c_has_divide_by_zero=false
CSET c_has_invalid_op=false
CSET c_has_overflow=false
CSET c_has_underflow=false
CSET c_latency=6
CSET c_mult_usage=Full_Usage
CSET c_optimization=Speed_Optimized
CSET c_rate=1
CSET c_result_exponent_width=16
CSET c_result_fraction_width=14
CSET component_name=f_point_mult
CSET flow_control=NonBlocking
CSET has_a_tlast=false
CSET has_a_tuser=false
CSET has_aclken=true
CSET has_aresetn=false
CSET has_b_tlast=false
CSET has_b_tuser=false
CSET has_operation_tlast=false
CSET has_operation_tuser=false
CSET has_result_tready=false
CSET maximum_latency=true
CSET operation_tuser_width=1
CSET operation_type=Multiply
CSET result_precision_type=Custom
CSET result_tlast_behv=Null
# END Parameters
# BEGIN Extra information
MISC pkg_timestamp=2012-06-22T13:43:40Z
# END Extra information
GENERATE
# CRC: fb75c3ed