

18-447

# Computer Architecture

## Lecture 6: Multi-Cycle and Microprogrammed Microarchitectures

Prof. Onur Mutlu  
Carnegie Mellon University  
Spring 2015, 1/28/2015

# Agenda for Today & Next Few Lectures

---

- Single-cycle Microarchitectures
- Multi-cycle and Microprogrammed Microarchitectures
- Pipelining
- Issues in Pipelining: Control & Data Dependence Handling, State Maintenance and Recovery, ...
- Out-of-Order Execution
- Issues in OoO Execution: Load-Store Handling, ...


# Reminder on Assignments

---

- Lab 2 due next Friday (Feb 6)
  - Start early!
- HW 1 due today
- HW 2 out
- Remember that all is for your benefit
  - Homeworks, especially so
  - All assignments can take time, but the goal is for you to learn very well

# Lab 1 Grades

---



- Mean: 88.0
  - Median: 96.0
  - Standard Deviation: 16.9
-

# Extra Credit for Lab Assignment 2

---

- Complete your normal (single-cycle) implementation first, and get it checked off in lab.
  - Then, implement the MIPS core using a microcoded approach similar to what we will discuss in class.
  - We are not specifying any particular details of the microcode format or the microarchitecture; you can be creative.
  - For the extra credit, the microcoded implementation should execute the same programs that your ordinary implementation does, and you should demo it by the normal lab deadline.
- 
- You will get maximum 4% of course grade
  - Document what you have done and demonstrate well
-

# Readings for Today

---

- P&P, Revised Appendix C
  - Microarchitecture of the LC-3b
  - Appendix A (LC-3b ISA) will be useful in following this
- P&H, Appendix D
  - Mapping Control to Hardware
- Optional
  - Maurice Wilkes, "[The Best Way to Design an Automatic Calculating Machine](#)," Manchester Univ. Computer Inaugural Conf., 1951.

# Readings for Next Lecture

---

- Pipelining
  - P&H Chapter 4.5-4.8
- Pipelined LC-3b Microarchitecture
  - [http://www.ece.cmu.edu/~ece447/s14/lib/exe/fetch.php?  
media=18447-lc3b-pipelining.pdf](http://www.ece.cmu.edu/~ece447/s14/lib/exe/fetch.php?media=18447-lc3b-pipelining.pdf)


# Recap of Last Lecture

---

- Intro to Microarchitecture: Single-cycle Microarchitectures
    - Single-cycle vs. multi-cycle
    - Instruction processing “cycle”
    - Datapath vs. control logic
    - Hardwired vs. microprogrammed control
    - Performance analysis: Execution time equation
    - Power analysis: Dynamic power equation
  - Detailed walkthrough of a single-cycle MIPS implementation
    - Datapath
    - Control logic
    - Critical path analysis
  - (Micro)architecture design principles
-

# Review: A Key System Design Principle

---

- Keep it simple
- “Everything should be made as simple as possible, but no simpler.”
  - Albert Einstein
- And, keep it low cost: “An engineer is a person who can do for a dime what any fool can do for a dollar.”
- For more, see:
  - Butler W. Lampson, “[Hints for Computer System Design](#),” ACM Operating Systems Review, 1983.
  - <http://research.microsoft.com/pubs/68221/acrobat.pdf>

# Review: (Micro)architecture Design Principles

---

- Critical path design
  - Find and decrease the maximum combinational logic delay
  - Break a path into multiple cycles if it takes too long
- Bread and butter (common case) design
  - Spend time and resources on where it matters most
    - i.e., improve what the machine is really designed to do
  - Common case vs. uncommon case
- Balanced design
  - Balance instruction/data flow through hardware components
  - Design to eliminate bottlenecks: balance the hardware for the work

# Review: Single-Cycle Design vs. Design Principles

---

- Critical path design
- Bread and butter (common case) design
- Balanced design

*How does a single-cycle microarchitecture fare in light of these principles?*

# Multi-Cycle Microarchitectures

# Multi-Cycle Microarchitectures

---

- Goal: Let each instruction take (close to) only as much time it really needs
- Idea
  - Determine clock cycle time independently of instruction processing time
  - Each instruction takes as many clock cycles as it needs to take
    - Multiple state transitions per instruction
    - The states followed by each instruction is different

# Remember: The “Process instruction” Step


---

- ISA specifies abstractly what AS' should be, given an instruction and AS
    - It defines an abstract finite state machine where
      - State = programmer-visible state
      - Next-state logic = instruction execution specification
    - From ISA point of view, there are no “intermediate states” between AS and AS' during instruction execution
      - One state transition per instruction
  - Microarchitecture implements how AS is transformed to AS'
    - There are many choices in implementation
    - We can have programmer-invisible state to optimize the speed of instruction execution: multiple state transitions per instruction
      - Choice 1:  $AS \rightarrow AS'$  (transform AS to AS' in a single clock cycle)
      - Choice 2:  $AS \rightarrow AS+MS1 \rightarrow AS+MS2 \rightarrow AS+MS3 \rightarrow AS'$  (take multiple clock cycles to transform AS to AS')
-


# Multi-Cycle Microarchitecture

---



AS = Architectural (programmer visible) state  
at the beginning of an instruction



Step 1: Process part of instruction in one clock cycle



Step 2: Process part of instruction in the next clock cycle



AS' = Architectural (programmer visible) state  
at the end of a clock cycle

# Benefits of Multi-Cycle Design

---

- **Critical path design**
  - Can keep reducing the critical path independently of the worst-case processing time of any instruction
- **Bread and butter (common case) design**
  - Can optimize the number of states it takes to execute “important” instructions that make up much of the execution time
- **Balanced design**
  - No need to provide more capability or resources than really needed
    - An instruction that needs resource X multiple times does not require multiple X’s to be implemented
    - Leads to more efficient hardware: Can reuse hardware components needed multiple times for an instruction

# Remember: Performance Analysis

---

- Execution time of an instruction
  - $\{\text{CPI}\} \times \{\text{clock cycle time}\}$
- Execution time of a program
  - Sum over all instructions [ $\{\text{CPI}\} \times \{\text{clock cycle time}\}$ ]
  - $\{\#\text{ of instructions}\} \times \{\text{Average CPI}\} \times \{\text{clock cycle time}\}$
- Single cycle microarchitecture performance
  - CPI = 1
  - Clock cycle time = long
- Multi-cycle microarchitecture performance
  - CPI = different for each instruction
    - Average CPI  $\rightarrow$  hopefully small
  - Clock cycle time = short

Now, we have  
two degrees of freedom  
to optimize independently

# A Multi-Cycle Microarchitecture

## *A Closer Look*

# How Do We Implement This?

---

- Maurice Wilkes, "[The Best Way to Design an Automatic Calculating Machine](#)," Manchester Univ. Computer Inaugural Conf., 1951.

## THE BEST WAY TO DESIGN AN AUTOMATIC CALCULATING MACHINE

By M. V. Wilkes, M.A., Ph.D., F.R.A.S.



- The concept of microcoded/microprogrammed machines
-

# Microprogrammed Multi-Cycle uArch

---

## ■ Key Idea for Realization

- One can implement the “process instruction” step as a finite state machine that sequences between states and eventually returns back to the “fetch instruction” state
- A state is defined by the control signals asserted in it
- Control signals for the next state determined in current state

# The Instruction Processing Cycle

---



- ❑ Fetch
- ❑ Decode
- ❑ Evaluate Address
- ❑ Fetch Operands
- ❑ Execute
- ❑ Store Result

# A Basic Multi-Cycle Microarchitecture

---

- Instruction processing cycle divided into “states”
  - A stage in the instruction processing cycle can take multiple states
- A multi-cycle microarchitecture sequences from state to state to process an instruction
  - The behavior of the machine in a state is completely determined by control signals in that state
- The behavior of the entire processor is specified fully by a *finite state machine*
- In a state (clock cycle), control signals control two things:
  - How the datapath should process the data
  - How to generate the control signals for the next clock cycle

# Microprogrammed Control Terminology

---

- Control signals associated with the current state
    - **Microinstruction**
  - Act of transitioning from one state to another
    - Determining the next state and the microinstruction for the next state
    - **Microsequencing**
  - **Control store** stores control signals for every possible state
    - Store for microinstructions for the entire FSM
  - **Microsequencer** determines which set of control signals will be used in the next clock cycle (i.e., next state)
-


# What Happens In A Clock Cycle?

---

- The control signals (microinstruction) for the current state control two things:
    - Processing in the data path
    - Generation of control signals (microinstruction) for the next cycle
    - *See Supplemental Figure 1 (next slide)*
  - Datapath and microsequencer operate concurrently
  - Question: why not generate control signals for the current cycle in the current cycle?
    - This will lengthen the clock cycle
    - Why would it lengthen the clock cycle?
    - *See Supplemental Figure 2*
-

# A Clock Cycle

Supplemental  
Figures




Latch  
1) Results of current cycle N  
2) Control signals needed for the next cycle N+1

[Fig 1]

# A Bad Clock Cycle!

Alternative - A BAD ONE!

Bad cycle !



- ① Generation of Control Signals for Cycle N
- ② Processing for Datapath for Cycle N

Step ② is dependent on Step ①

If Step ① takes non-zero time (it does!), clock cycle increases unnecessarily

→ Violates the "Critical Path Design" principle

Fig 2

# A Simple LC-3b Control and Datapath

Read Appendix C  
under Technical Docs




Figure C.1: Microarchitecture of the LC-3b, major components

# What Determines Next-State Control Signals?

---

- What is happening in the current clock cycle
  - See the 9 control signals coming from “Control” block
    - What are these for?
- The instruction that is being executed
  - IR[15:11] coming from the Data Path
- Whether the condition of a branch is met, if the instruction being processed is a branch
  - BEN bit coming from the datapath
- Whether the memory operation is completing in the current cycle, if one is in progress
  - R bit coming from memory

# A Simple LC-3b Control and Datapath

---




Figure C.1: Microarchitecture of the LC-3b, major components

# The State Machine for Multi-Cycle Processing


---

- The behavior of the LC-3b uarch is completely determined by
  - the 35 control signals and
  - additional 7 bits that go into the control logic from the datapath
- 35 control signals completely describe the state of the control structure
- We can completely describe the behavior of the LC-3b as a state machine, i.e. a directed graph of
  - Nodes (one corresponding to each state)
  - Arcs (showing flow from each state to the next state(s))

# An LC-3b State Machine

---

- Patt and Patel, Appendix C, Figure C.2
- Each state must be uniquely specified
  - Done by means of *state variables*
- 31 distinct states in this LC-3b state machine
  - Encoded with 6 state variables
- Examples
  - State 18,19 correspond to the beginning of the instruction processing cycle
  - Fetch phase: state 18, 19 → state 33 → state 35
  - Decode phase: state 32



# LC-3b State Machine: Some Questions


---


- How many cycles does the fastest instruction take?
- How many cycles does the slowest instruction take?
- Why does the BR take as long as it takes in the FSM?
- What determines the clock cycle time?

# LC-3b Datapath

---


- Patt and Patel, Appendix C, Figure C.3
- Single-bus datapath design
  - At any point only one value can be “gated” on the bus (i.e., can be driving the bus)
  - Advantage: Low hardware cost: one bus
  - Disadvantage: Reduced concurrency – if instruction needs the bus twice for two different things, these need to happen in different states
- Control signals (26 of them) determine what happens in the datapath in one clock cycle
  - Patt and Patel, Appendix C, Table C.1






(a)

Remember the MIPS datapath



(b)



(c)

Signal Name	Signal Values	
LD.MAR/1:	NO, LOAD	
LD.MDR/1:	NO, LOAD	
LD.IR/1:	NO, LOAD	
LD.BEN/1:	NO, LOAD	
LD.REG/1:	NO, LOAD	
LD.CC/1:	NO, LOAD	
LD.PC/1:	NO, LOAD	
GatePC/1:	NO, YES	
GateMDR/1:	NO, YES	
GateALU/1:	NO, YES	
GateMARMUX/1:	NO, YES	
GateSHF/1:	NO, YES	
PCMUX/2:	PC+2 BUS ADDER	;select pc+2 ;select value from bus ;select output of address adder
DRMUX/1:	11.9 R7	;destination IR[11:9] ;destination R7
SR1MUX/1:	11.9 8.6	;source IR[11:9] ;source IR[8:6]
ADDR1MUX/1:	PC, BaseR	
ADDR2MUX/2:	ZERO offset6 PCoffset9 PCoffset11	;select the value zero ;select SEXT[IR[5:0]] ;select SEXT[IR[8:0]] ;select SEXT[IR[10:0]]
MARMUX/1:	7.0 ADDER	;select LSHF(SEXT[IR[7:0]],1) ;select output of address adder
ALUK/2:	ADD, AND, XOR, PASSA	
MIO.EN/1:	NO, YES	
R.W/1:	RD, WR	
DATA.SIZE/1:	BYTE, WORD	
LSHF1/1:	NO, YES	

Table C.1: Data path control signals

# LC-3b Datapath: Some Questions


---


- How does instruction fetch happen in this datapath according to the state machine?
- What is the difference between gating and loading?
- Is this the smallest hardware you can design?

# LC-3b Microprogrammed Control Structure

---

- Patt and Patel, Appendix C, Figure C.4
  - Three components:
    - Microinstruction, control store, microsequencer
  - **Microinstruction**: control signals that control the datapath (26 of them) and help determine the next state (9 of them)
  - Each microinstruction is stored in a *unique location* in the **control store** (a special memory structure)
  - *Unique location*: address of the state corresponding to the microinstruction
    - Remember each state corresponds to one microinstruction
  - **Microsequencer** determines the address of the next microinstruction (i.e., next state)
-







# LC-3b Microsequencer


---

- Patt and Patel, Appendix C, Figure C.5
- The purpose of the microsequencer is to determine the address of the next microinstruction (i.e., next state)
- Next address depends on 9 control signals (plus 7 data signals)

Signal Name	Signal Values
J/6:	
COND/2:	COND <sub>0</sub> ;Unconditional
	COND <sub>1</sub> ;Memory Ready
	COND <sub>2</sub> ;Branch
	COND <sub>3</sub> ;Addressing Mode
IRD/1:	NO, YES

Table C.2: Microsequencer control signals

---



# The Microsequencer: Some Questions

---

- When is the IRD signal asserted?
- What happens if an illegal instruction is decoded?
- What are condition (COND) bits for?
- How is variable latency memory handled?
- How do you do the state encoding?
  - Minimize number of state variables (~ control store size)
  - Start with the 16-way branch
  - Then determine constraint tables and states dependent on COND

# An Exercise in Microprogramming

# Handouts

---

- 7 pages of Microprogrammed LC-3b design
- <http://www.ece.cmu.edu/~ece447/s14/doku.php?id=techdocs>
- [http://www.ece.cmu.edu/~ece447/s14/lib/exe/fetch.php?  
media=lc3b-figures.pdf](http://www.ece.cmu.edu/~ece447/s14/lib/exe/fetch.php?media=lc3b-figures.pdf)

# A Simple LC-3b Control and Datapath







Figure C.1: Microarchitecture of the LC-3b, major components







## State Machine for LDW




# Microsequencer






(a)




(b)




(c)

Signal Name	Signal Values	
LD.MAR/1:	NO, LOAD	
LD.MDR/1:	NO, LOAD	
LD.IR/1:	NO, LOAD	
LD.BEN/1:	NO, LOAD	
LD.REG/1:	NO, LOAD	
LD.CC/1:	NO, LOAD	
LD.PC/1:	NO, LOAD	
GatePC/1:	NO, YES	
GateMDR/1:	NO, YES	
GateALU/1:	NO, YES	
GateMARMUX/1:	NO, YES	
GateSHF/1:	NO, YES	
PCMUX/2:	PC+2 BUS ADDER	;select pc+2 ;select value from bus ;select output of address adder
DRMUX/1:	11.9 R7	;destination IR[11:9] ;destination R7
SR1MUX/1:	11.9 8.6	;source IR[11:9] ;source IR[8:6]
ADDR1MUX/1:	PC, BaseR	
ADDR2MUX/2:	ZERO offset6 PCoffset9 PCoffset11	;select the value zero ;select SEXT[IR[5:0]] ;select SEXT[IR[8:0]] ;select SEXT[IR[10:0]]
MARMUX/1:	7.0 ADDER	;select LSHF(SEXT[IR[7:0]],1) ;select output of address adder
ALUK/2:	ADD, AND, XOR, PASSA	
MIO.EN/1:	NO, YES	
R.W/1:	RD, WR	
DATA.SIZE/1:	BYTE, WORD	
LSHF1/1:	NO, YES	

Table C.1: Data path control signals







# End of the Exercise in Microprogramming

# Homework 2

---

- You will write the microcode for some states in LC-3b as specified in Appendix C

# Lab 2 Extra Credit

---

- Microprogrammed MIPS implementation
- Exercise your creativity!

# The Control Store: Some Questions

---

- What control signals can be stored in the control store?

vs.

- What control signals have to be generated in hardwired logic?
  - i.e., what signal cannot be available without processing in the datapath?
- Remember the MIPS datapath
  - One PCSrc signal depends on processing that happens in the datapath (bcond logic)

# Variable-Latency Memory

---

- The ready signal (R) enables memory read/write to execute correctly
  - Example: transition from state 33 to state 35 is controlled by the R bit asserted by memory when memory data is available
  
- Could we have done this in a single-cycle microarchitecture?

# The Microsequencer: Advanced Questions

---

- What happens if the machine is interrupted?
- What if an instruction generates an exception?
- How can you implement a complex instruction using this control structure?
  - Think REP MOVS

# The Power of Abstraction

---

- The concept of a control store of microinstructions enables the hardware designer with a new abstraction:  
**microprogramming**
- The designer can translate any desired operation to a sequence of microinstructions
- All the designer needs to provide is
  - The sequence of microinstructions needed to implement the desired operation
  - The ability for the control logic to correctly sequence through the microinstructions
  - Any additional datapath control signals needed (no need if the operation can be “translated” into existing control signals)

# Let's Do Some More Microprogramming

---

- Implement REP MOVS in the LC-3b microarchitecture
- What changes, if any, do you make to the
  - state machine?
  - datapath?
  - control store?
  - microsequencer?
- Show all changes and microinstructions
- Coming up in Homework 2

# Aside: Alignment Correction in Memory

---

- Remember unaligned accesses
- LC-3b has byte load and byte store instructions that move data not aligned at the word-address boundary
  - Convenience to the programmer/compiler
- How does the hardware ensure this works correctly?
  - Take a look at state 29 for LDB
  - States 24 and 17 for STB
  - Additional logic to handle unaligned accesses

# Aside: Memory Mapped I/O

---

- Address control logic determines whether the specified address of LD<sub>x</sub> and ST<sub>x</sub> are to memory or I/O devices
- Correspondingly enables memory or I/O devices and sets up muxes
- Another instance where the final control signals (e.g., MEM.EN or INMUX/2) cannot be stored in the control store
  - These signals are dependent on address

# Advantages of Microprogrammed Control

---

- Allows a very simple design to do powerful computation by controlling the datapath (using a sequencer)
  - High-level ISA translated into microcode (sequence of microinstructions)
  - Microcode (ucode) enables a minimal datapath to emulate an ISA
  - Microinstructions can be thought of as a **user-invisible ISA (micro ISA)**
- Enables easy extensibility of the ISA
  - Can support a new instruction by changing the microcode
  - Can support complex instructions as a sequence of simple microinstructions
- If I can sequence an arbitrary instruction then I can sequence an arbitrary “program” as a microprogram sequence
  - will need some new state (e.g. loop counters) in the microcode for sequencing more elaborate programs


# Update of Machine Behavior

---


- The ability to update/patch microcode in the field (after a processor is shipped) enables
  - Ability to add new instructions without changing the processor!
  - Ability to “fix” buggy hardware implementations
- Examples
  - IBM 370 Model 145: microcode stored in main memory, can be updated after a reboot
  - IBM System z: Similar to 370/145.
    - Heller and Farrell, “[Millicode in an IBM zSeries processor](#),” IBM JR&D, May/Jul 2004.
  - B1700 microcode can be updated while the processor is running
    - User-microprogrammable machine!

We did not cover the following slides in lecture.  
These are for your preparation for the next lecture.

# Horizontal Microcode



# Vertical Microcode



If done right (i.e.,  $m \ll n$ , and  $m \ll k$ ), two ROMs together

$(2^n \times m + 2^m \times k$  bit) should be smaller than horizontal microcode ROM ( $2^n \times k$  bit)


# Nanocode and Millicode

---

- *Nanocode*: a level below traditional μcode
  - μprogrammed control for sub-systems (e.g., a complicated floating-point module) that acts as a slave in a μcontrolled datapath
- *Millicode*: a level above traditional μcode
  - ISA-level subroutines that can be called by the μcontroller to handle complicated operations and system functions
  - E.g., Heller and Farrell, “[Millicode in an IBM zSeries processor](#),” IBM JR&D, May/Jul 2004.
- In both cases, we avoid complicating the main μcontroller
- You can think of these as “microcode” at different levels of abstraction


# Nanocode Concept Illustrated

a “ $\mu$ coded” processor implementation



We refer to this  
as “nanocode”  
when a  $\mu$ coded  
subsystem is embedded  
in a  $\mu$ coded system

a “ $\mu$ coded” FPU implementation




# Microcoded Multi-Cycle MIPS Design


---

- P&H, Appendix D
- Any ISA can be implemented this way
- We will not cover this in class
- However, you can do an extra credit assignment for Lab 2

# Microcoded Multi-Cycle MIPS Design




# Control Logic for MIPS FSM



**FIGURE D.3.2** The control unit for MIPS will consist of some control logic and a register to hold the state. The state register is written at the active clock edge and is stable during the clock cycle.

# Microprogrammed Control for MIPS FSM



**FIGURE D.4.1 The control unit using an explicit counter to compute the next state.** In this control unit, the next state is computed using a counter (at least in some states). By comparison, Figure D.3.2 encodes the next state in the control logic for every state. In this control unit, the signals labeled *AddrCtl* control how the next state is determined.

# Multi-Cycle vs. Single-Cycle uArch

---

- Advantages
- Disadvantages
- You should be very familiar with this right now

# Microprogrammed vs. Hardwired Control

---

- Advantages
- Disadvantages
- You should be very familiar with this right now

# Can We Do Better?

---

- What limitations do you see with the multi-cycle design?
- Limited concurrency
  - Some hardware resources are idle during different phases of instruction processing cycle
  - “Fetch” logic is idle when an instruction is being “decoded” or “executed”
  - Most of the datapath is idle when a memory access is happening

# Can We Use the Idle Hardware to Improve Concurrency?

---

- Goal: Concurrency → throughput (more “work” completed in one cycle)
- Idea: When an instruction is using some resources in its processing phase, **process other instructions on idle resources** not needed by that instruction
  - E.g., when an instruction is being decoded, fetch the next instruction
  - E.g., when an instruction is being executed, decode another instruction
  - E.g., when an instruction is accessing data memory (ld/st), execute the next instruction
  - E.g., when an instruction is writing its result into the register file, access data memory for the next instruction