Skip to content

Commit

Permalink
remove debugging prints
Browse files Browse the repository at this point in the history
  • Loading branch information
hofstee committed Oct 18, 2018
1 parent e50670a commit f8502ed
Show file tree
Hide file tree
Showing 2 changed files with 0 additions and 7 deletions.
4 changes: 0 additions & 4 deletions silica/compile.py
Original file line number Diff line number Diff line change
Expand Up @@ -84,8 +84,6 @@ def compile(coroutine, file_name=None, mux_strategy="one-hot", output='verilog',
tree, list_lens = propagate_types(tree)
tree, loopvars = desugar_for_loops(tree, list_lens)

ast_utils.print_ast(tree)

width_table = {}
if coroutine._inputs:
for input_, type_ in coroutine._inputs.items():
Expand All @@ -104,8 +102,6 @@ def compile(coroutine, file_name=None, mux_strategy="one-hot", output='verilog',
PromoteWidths(width_table, type_table).visit(tree)
tree, loopvars = get_final_widths(tree, width_table, func_locals, func_globals)

ast_utils.print_ast(tree)

for name,width in loopvars.items():
width_table[name] = width

Expand Down
3 changes: 0 additions & 3 deletions silica/memory.py
Original file line number Diff line number Diff line change
Expand Up @@ -6,8 +6,5 @@ def __init__(self, height, width):
def __eq__(self, other):
return isinstance(other, MemoryType) and self.height == other.height and self.width == other.width

def __str__(self):
return "<MemoryType: {}, {}>".format(self.height, self.width)

def __repr__(self):
return "<MemoryType: {}, {}>".format(self.height, self.width)

0 comments on commit f8502ed

Please sign in to comment.