



**BOSCH**

# **VHDL Reference CAN**

## **User's Manual**

Revision 2.2

K8/EIS

1999

## Copyright Notice and Proprietary Information

Copyright © 1996, 1997, 1998, 1999 Robert Bosch GmbH. All rights reserved. This software and manual are owned by Robert Bosch GmbH, and may be used only as authorized in the license agreement controlling such use. No part of this publication may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Robert Bosch GmbH, or as expressly provided by the license agreement.

## Disclaimer

ROBERT BOSCH GMBH, MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

ROBERT BOSCH GMBH, RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO THE PRODUCTS DESCRIBED HEREIN. ROBERT BOSCH GMBH DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN.

## Conventions

The following conventions are used in this User's Manual:

<b>COURIER BOLD</b>	Names of entities, architectures, configurations, processes, functions, types, signals, and variables
<b>courier bold</b>	File names, shell commands
<b>&lt;courier bold&gt;</b>	Should be replaced by a specific name

Naming conventions used with the figures:

**E = <name of entity>**

**P = <name of process>**

**A = <name of architecture>**

## Contents

<b>1</b>	<b>Introduction .....</b>	<b>1</b>
<b>2</b>	<b>Installation.....</b>	<b>2</b>
<b>3</b>	<b>Compilation and Simulation.....</b>	<b>3</b>
3.1	Starting the Simulation.....	4
3.1.1	Simulating the User's Implementation.....	4
3.1.2	Simulating the Example of an Implementation.....	5
3.1.3	Simulating the Example of a Buggy Implementation .....	5
3.2	Test programs.....	6
3.2.1	baudrate .....	6
3.2.2	biterror .....	6
3.2.3	btl.....	9
3.2.4	crc .....	10
3.2.5	dlc .....	11
3.2.6	emlcount.....	12
3.2.7	extd_id.....	17
3.2.8	formerr.....	18
3.2.9	idle .....	20
3.2.10	overload .....	21
3.2.11	stuff bit .....	22
3.2.12	stufferr .....	22
3.2.13	txarb.....	24
<b>4</b>	<b>Model Description.....</b>	<b>27</b>
4.1	PROTOCOL_TESTBENCH .....	29
4.2	CAN_SYSTEM .....	30
4.2.1	configuration SYS_I of CAN_SYSTEM .....	31
4.2.2	configuration SYS_E of CAN_SYSTEM .....	31
4.2.3	configuration SYS_B of CAN_SYSTEM.....	31
4.2.4	configuration SYS_R of CAN_SYSTEM.....	31
4.3	BUS_INTERFACE .....	32
4.4	CAN_INTERFACE .....	33
4.4.1	architecture COMPARE.....	34
4.4.1.1	CHECKER .....	35
4.4.2	architecture REFERENCE .....	38
4.4.2.1	process OSCILLATOR.....	39
4.4.2.2	process PRESCALER .....	39
4.4.2.3	process BIT_TIMING.....	39
4.4.2.3.1	Overview .....	39
4.4.2.3.2	Structure of process BIT_TIMING .....	40
4.4.2.3.3	Synchronization.....	41
4.4.2.4	process BIT_STREAM_PROCESSOR .....	46
4.4.2.4.1	Overview .....	46
4.4.2.4.2	Frame Format .....	47
4.4.2.4.3	Structure of process BIT_STREAM_PROCESSOR.....	48
4.4.2.5	Output to the Trace File .....	54
4.4.2.6	CAN Specification and Reference CAN Model .....	56
4.4.2.7	Special Features of architecture REFERENCE for Protocol Check....	57

4.4.3	architecture IMPLEMENTATION .....	58
4.4.4	architecture EXAMPLE .....	58
4.4.4.1	architecture SIMPLE of CAN_MODULE.....	59
4.4.4.1.1	architecture BASIC of CAN_MESSAGE .....	60
4.4.4.1.2	architecture PARALLEL_16_BIT of CPU_INTERFACE .	61
4.4.4.1.3	architecture TIMING of CPU_CONTROL .....	61
4.4.4.2	architecture READ_WRITE of CPU .....	62
4.4.5	architecture BAD_EXAMPLE.....	63
4.5	TEST_PROGRAM .....	64
4.5.1	process STIMULI.....	65
4.5.1.1	procedure INITIALIZE.....	65
4.5.1.2	procedure WAIT_FOR.....	66
4.5.1.3	procedure SEND_MESSAGE.....	66
4.5.1.4	procedure WRITE_TRACE .....	66
4.5.2	process REQUEST .....	67
4.5.3	process SYNCHRONIZE_REQUEST.....	67
<b>5</b>	<b>Verification of an Implementation .....</b>	<b>69</b>
5.1	Integrating an Implementation's Model into the Reference CAN Model.....	72
5.2	Configuration of the Testbench.....	75
5.3	Adding Test programs.....	77
5.4	Generating Test Vectors.....	79
<b>A-1</b>	<b>List of Files .....</b>	<b>80</b>
<b>A-2</b>	<b>List of Figures .....</b>	<b>83</b>
<b>A-3</b>	<b>List of Tables.....</b>	<b>83</b>
<b>A-4</b>	<b>Related Documents .....</b>	<b>83</b>
<b>A-5</b>	<b>CAN Services.....</b>	<b>83</b>

# 1 Introduction

The VHDL Reference CAN Model is intended for semiconductor designers/manufacturers who want to build their own implementation of a CAN device using VHDL as hardware description language. It is provided in addition to the existing C Reference CAN Model.

The user of this model is expected to be familiar with the CAN Specification Revision 2.0 Part A and B.

The model is supplied together with a testbench supporting the following features:

- CAN Protocol Version 2.0 Part A, B
- Flexible testbench environment
- Simulates entire CAN bus system (number of nodes defined by user)
- Easy inclusion of user-defined implementations
- Test program set can be extended by user
- Run time information stored in trace files
- Generation of pattern files supported

The following support is provided to assist the user in working with the model and in understanding its functionality:

- Detailed User Manual
- Example of a correct implementation for fast start-up
- Example of a buggy implementation for the demonstration of the testbench's functionality
- Well documented source code

This model was developed and verified with Synopsys VSS v3.4b, Mentor Graphics QuickHDL v8.5\_4.6f and with Mentor Graphics ModelSim 5.2b. A portation to other VHDL Simulators will require an adaption of the 'make' files.

Typically a CAN implementation consists of three major parts:

- Interface to the CPU
- **CAN Protocol Controller**
- Message Memory

Using the test programs supplied with this VHDL Reference CAN Model only assures the conformity of the **CAN Protocol Controller** part of an implementation with CAN Protocol Version 2.0 Part A, B. In order to verify the correct function of the CPU interface and of the message memory, the user has to write additional test programs.

## 2 Installation

To install the VHDL Reference CAN Model from the CD-ROM please proceed the following way:

- 1) Create a directory where you want to install the database by typing:

```
mkdir <path_to_model>/Bosch_CAN
```

Example: `mkdir /projects/Bosch_CAN`

- 2) Copy the TAR file **RefCAN\_Revision\_2.2.tar** to this directory.

- 3) Untar the database:

```
tar xvf RefCAN_Revision_2.2.tar
```

- 4) Define the environment variable **BOSCH\_CAN\_ROOT** by typing:

```
setenv BOSCH_CAN_ROOT <path_to_model>/Bosch_CAN
```

The setting of the environment variable **BOSCH\_CAN\_ROOT** should be done by your project setup procedure. Please check also that your VHDL simulator is set up correctly before proceeding.

Please check **README\_RefCAN.txt** in your **Bosch\_CAN** directory for additional information about your release of the VHDL Reference CAN model.

In appendix A-1 of this document you find a list of the files and directories together with a short description.

The VHDL Reference CAN model was developed and tested on a Sun workstation running Solaris 2.5. If you have another hardware or operating system please contact your system manager or check the documentation of your hardware/operating system. Up to now, the model is available for UNIX systems only.

Simulations were done with Synopsys VSS v3.4b, Mentor Graphics QuickHDL v8.5\_4.6f and Mentor Graphics ModelSim 5.2b.

### 3 Compilation and Simulation

If you have an installation of the Synopsys VSS Simulator, you can now go on with the following commands:

```
cd $BOSCH_CAN_ROOT/simulate
genmake SYNOPSYS
```

If you have an installation of the Mentor Graphics QuickHDL Simulator proceed with the following commands:

```
cd $BOSCH_CAN_ROOT/simulate
genmake MG_QuickHDL
```

Otherwise, if you have an installation of the Mentor Graphics ModelSim Simulator proceed with the following commands:

```
cd $BOSCH_CAN_ROOT/simulate
genmake MG_ModelSim
```

The shell script **genmake** will generate the **Makefile** and setup files for the specified simulator in the **Bosch\_CAN/simulate** directory. It is used by 'make' to analyse the complete model. In addition to the **Makefile** you will find files called **Depends** in the subdirectories **reference**, **implementation**, **example**, **buggy**, **tests**, and **tests/\***. They list the dependencies of the files in these directories and are included into the **Makefile**. You are now ready to run the simulations.

If you have other VHDL Simulators than Synopsys VSS, Mentor QuickHDL or Mentor ModelSim, you can adapt the script **genmake** to your simulation environment or you can modify the files **Makefile.<tool>** and **Depends.<tool>** which are distributed with this model. Additionally, you have to provide a setup file for your simulator like **.synopsys\_vss\_setup**, **quickhdl.ini** or **modelsim.ini**.

If you want to adapt **genmake** to another VHDL simulator, proceed the following way:

- Open the **genmake** file and copy the case statement for one of the supported simulators and modify it to fit your simulator :
- Adapt the functions which translate the names of the compiled files to generate the names following the rules used by your simulator.
- Adapt the command line entries used by 'make' to start compilation and simulation.
- Set the path for your simulator's **CAN\_LIBRARY** to **\$BOSCH\_CAN\_ROOT/objects**.
- Add a setup file for the compiler and the simulator to **\$BOSCH\_CAN\_ROOT/simulate/**.
- Add a simulation control file to **\$BOSCH\_CAN\_ROOT/simulate/**.

To compile the model, please change into directory **\$BOSCH\_CAN\_ROOT/simulate/** and type **make all**. This will cause the VHDL analyzer to compile the source code of the model using the information from the files generated by **genmake**.

The files of compiled model can be found in the directory **\$BOSCH\_CAN\_ROOT/objects**.



### 3.1 Starting the Simulation

Change to the directory `$BOSCH_CAN_ROOT/simulate`. The simulation is started by typing **make** with a specific target. The target defines the desired test program(s) to be simulated and the name of the CAN Protocol Controller configuration to be verified. The **Makefile** supports three configuration names: **implementation**, **example**, and **buggy**.

The following functions can be performed by **make**:

<b>make clean</b>	delete all binaries generated by previous runs of the VHDL analyzer
<b>make all</b>	analyze the complete model
<b>make &lt;test&gt;</b>	run the test program specified by <test>, linked with <b>implementation</b>
<b>make &lt;test&gt;_e</b>	run the test program specified by <test>, linked with <b>example</b>
<b>make &lt;test&gt;_b</b>	run the test program specified by <test>, linked with <b>buggy</b>
<b>make traces</b>	run the complete set of tests, linked with <b>implementation</b>
<b>make traces_e</b>	run the complete set of tests, linked with <b>example</b>
<b>make traces_b</b>	run the complete set of tests, linked with <b>buggy</b>

After the simulation of program <test> there will be a file <test>.trace in the directory `$BOSCH_CAN_ROOT/tests/<test>`. This file contains the complete trace information of the simulation run. It can be regarded as protocol and documentation of the simulation. To check whether the installation of the model and the setup of the simulator are correct, compare the file <test>.trace, which is generated by the simulation, with the file <test>.trace.sav, which is distributed with the model.

The two files have to be, with one restriction, identical. The files may not be absolutely identical because in any VHDL simulation, when several processes are triggered by the same event, the sequence of evaluation is not predictable. For this reason the sequence of trace statements with the same time stamp may be different when simulated with different simulation-software or -hardware. The comparison of two trace files generated by different tools can be automated when the lines of both trace files are sorted alphabetically. The files <test>.trace.sav have been generated by the tool Synopsys VSS v3.4b.

#### 3.1.1 Simulating the User's Implementation

To start the simulation of a single test for a user's implementation model (e.g. test baudrate) type:

```
make baudrate
```

If you are simulating with Synopsys VSS, and if the simulation runs without a problem, you will see the following messages on the screen:

```
vhdlsim -nc -i $BOSCH_CAN_ROOT/simulate/synopsys_sim.inc \  
CAN_LIBRARY.cfg_baudrate ;  
  
VSS_GATE_MODEL=sim_gs - for gate level simulation  
  
"Set stop on FAILURE"  
  
"Start simulation"  
  
955680 NS  
  
Assertion NOTE at 955680 NS in design unit CHECKER(BEHAVIOUR) from process \  
/PROTOCOL_TESTBENCH/SYSTEM/CHECK1/PROTOCOL_CHECK/COMPARE_RX_MESSAGE:  
  
"Received Message checked ok"
```

```
1447710 NS
```

```
Assertion NOTE at 1447710 NS in design unit CHECKER(BEHAVIOUR) from process \  
/PROTOCOL_TESTBENCH/SYSTEM/CHECK1/PROTOCOL_CHECK/COMPARE_RX_MESSAGE:
```

```
"Received Message checked ok"
```

```
3285128 NS
```

```
Assertion FAILURE at 3285128 NS in design unit TEST_PROGRAM(BAUDRATE) from \  
process /PROTOCOL_TESTBENCH/WAVEFORM/STIMULI:
```

```
"End of Test Program reached: Stop Simulation !"
```

```
"Quit simulator"
```

```
mv -f trace $BOSCH_CAN_ROOT/tests/baudrate/baudrate.trace ;
```

```
if [ -s pattern ] ; then mv -f pattern $BOSCH_CAN_ROOT/tests/baudrate/. ; fi ;
```

The last statement of the test program is an assertion with a certain FAILURE to terminate the simulation because this is the only way to stop a simulation that was not started with an explicit run time.

The user's implementation model which is used here is a copy of the CAN reference model.

### 3.1.2 Simulating the Example of an Implementation

The example of an implementation was designed to show the user of this VHDL Reference CAN model how to include his own implementation model into the protocol testbench. To run the simulation of a single test for the example of an implementation model (e.g. test crc) type:

```
make crc_e
```

The trace information of this simulation run is located in file **crc.e\_trace**

### 3.1.3 Simulating the Example of a Buggy Implementation

The example of a buggy implementation is identical to example of an implementation with the difference that some faults were inserted in the CAN protocol controller part. This buggy version of a CAN implementation demonstrates how CAN protocol error are detected.

To run the simulation of the example of a buggy implementation model (e.g. test btl) type:

```
make btl_b
```

During the simulation there will appear some messages on the screen like the one below:

```
3493250 NS
```

```
Assertion ERROR at 3493250 NS in design unit CHECKER(BEHAVIOUR) \  
from process /PROTOCOL_TESTBENCH/SYSTEM/CHECK1/PROTOCOL_CHECK/CMP_RX:
```

```
"Protocol Error: Invalid BUSMON"
```

These messages will give you a hint where the problem may be located. The trace information of the simulation run can be found in file **btl.b\_trace**

## 3.2 Test programs

The CAN protocol test programs check the behaviour of a CAN implementation by comparing them with the behaviour of the Reference CAN Model node. Their purpose is to check whether the CAN protocol is correctly implemented in the model of the implementation, they are by no means a production test. The programs are not adapted to a specific implementation, **the success of this test patterns is a necessary, not a sufficient condition for the assessment of the implementation.** In the following the different waveforms are listed in alphabetical order and described in detail.

### 3.2.1 baudrate

#### *Test of Prescaler and Oscillator Tolerance*

**NUMBER\_OF\_CANS:** 3

Bit Timing: **Different Bit Timing for each Node**

This architecture uses a system configuration with three CAN nodes. The first CAN node consists of one implementation CAN model and one Reference CAN Model node working in parallel, the other two nodes consist of Reference CAN Model nodes. Each node gets a different timing configuration, depending on different clock periods. The resulting minimum and maximum bit time are in an area of 1.7% around the average bit time. In three cycles, the three nodes start the transmission of a message. In the first cycle, the third node wins the arbitration, in the second cycle, the second node, and in the third cycle, the first node wins the arbitration. As additional handicap, the messages transmitted are designed to contain a maximum of stuff bits, reducing the number of edges that can be used for resynchronisation. Those nodes losing arbitration do that immediately next to a stuff bit.

After the last transmission, when the bus is idle, the position of the sample point in the scaled bit time is checked by applying a spike to dominant at the **RECEIVE\_DATA** inputs of the implementation CAN model and of the Reference CAN Model node which is running in parallel to the implementation.

As long as the spike is not longer than the sum of Propagation Delay Segment and Phase Buffer Segment 1, the dominant bus level is not sampled. Note: Even if the spike is not sampled, it is used for synchronisation.

### 3.2.2 biterror

#### *Confinement of Bit Errors*

**NUMBER\_OF\_CANS:** 2

Bit Timing: **CLOCK\_PERIOD** = 100 ns, **PRESCALER** = 1,

**NTQ** = 10, **SAMPLE** = 6, **RESYNCHRONIZATION\_JUMP\_WIDTH** = 4

Transmitters and receivers get bit errors at dominant bits in all fields and all frames, transmitters get bit errors at recessive bits in the Control, Data, and CRC Field. Tested while Error Active and Error Passive.

The program consists of the following test steps:

#### **Test of receiver**

- 1) Recessive bit at ACK Slot, recessive bit at first bit of Active Error Flag.  
A dominant ACK bit is forced to recessive. The receiver detects a bit error and sends an Active Error Flag. The receive error counter is increased by 1.  
The first bit of the Receiver Error Flag is forced to recessive. The receiver detects a bit error and starts sending an Active Error Flag again. The receive error counter is increased by 8.

- 2) Recessive bit at last bit of Active Error Flag.  
The last bit of an Active Error Flag is forced to recessive. The receiver detects a bit error and starts sending an Active Error Flag again. The receive error counter is increased by 8.
- 3) Dominant bit at first bit of Intermission, recessive bit at first bit of Overload Flag.  
The first bit of Intermission is forced to dominant to create an Overload Flag. Then the first bit of this Overload Flag is forced to recessive. The receiver detects a bit error and sends an Active Error Flag. The receive error counter is increased by 8.
- 4) Dominant bit at first bit of Intermission, recessive bit at last bit of Overload Flag.  
The first bit of Intermission is forced to dominant to create an Overload Flag. Then the last bit of this Overload Flag is forced to recessive. The receiver detects a bit error and sends an Active Error Flag. The receive error counter is increased by 8.
- 5) Create Active Error Flags until receiver is Error Passive.  
When sending an Active Error Flag the **RECEIVE\_DATA** input of the receiver is forced to recessive for 11 bit times. The receiver detects bit errors at every bit and starts Active Error Flags. With every bit error the receive error counter is increased by 8. Then the last Active Error Flag is sent and the receiver becomes Error Passive, but it continues sending the Active Error Flag.
- 6) Recessive bit at ACK Slot, dominant bit at first bit of Passive Error Flag.  
A dominant ACK bit is forced to recessive. The receiver detects a bit error and sends a Passive Error Flag. The receive error counter is increased by 1.  
The first bit of the passive Receiver Error Flag is forced to dominant. The receiver detects a bit error and starts sending a Passive Error Flag again. The receive error counter is not changed.
- 7) Dominant bit at last bit of Passive Error Flag.  
The last bit of a Passive Error Flag is forced to dominant. The receiver detects a bit error and starts sending a Passive Error Flag again. The receive error counter is not changed.
- 8) Dominant bit at first bit of Intermission, recessive bit at first bit of Overload Flag.  
The first bit of Intermission is forced to dominant to create an Overload Flag. Then the first bit of this Overload Flag is forced to recessive. The receiver detects a bit error and sends a Passive Error Flag. The receive error counter is not changed.
- 9) Dominant bit at first bit of Intermission, recessive bit at last bit of Overload Flag.  
The first bit of Intermission is forced to dominant to create an Overload Flag. Then the last bit of this Overload Flag is forced to recessive. The receiver detects a bit error and sends a Passive Error Flag. The receive error counter is not changed.

### Test of transmitter

- 1) Recessive bit at Start of Frame.  
The dominant Start of Frame bit is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 2) Recessive bit at reserved bit, recessive bit at first bit of Active Error Flag.  
A dominant reserved bit is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.  
The first bit of the Transmitter Error Flag is forced to recessive. The transmitter detects a bit error and starts sending an Active Error Flag again. The transmit error counter is increased by 8.
- 3) Recessive bit at last bit of Active Error Flag.  
The last bit of an Active Error Flag is forced to recessive. The transmitter detects a bit error and starts sending an Active Error Flag again. The transmit error counter is increased by 8.

- 4) Dominant bit at first bit of Intermission, recessive bit at first bit of Overload Flag.  
The first bit of Intermission is forced to dominant to create an Overload Flag. Then the first bit of this Overload Flag is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 5) Dominant bit at first bit of Intermission, recessive bit at last bit of Overload Flag.  
The first bit of Intermission is forced to dominant to create an Overload Flag. Then the last bit of this Overload Flag is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 6) Dominant bit at first bit of Data Length Code.  
A recessive bit of Data Length Code is forced to dominant. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 7) Recessive bit at last bit of Data Length Code.  
A dominant bit of Data Length Code is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 8) Dominant bit at first bit of Data Field.  
A recessive bit of Data Field is forced to dominant. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 9) Recessive bit at 8th bit of Data Field.  
A dominant bit of Data Field is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 10) Dominant bit at first bit of CRC Field.  
A recessive bit of CRC Field is forced to dominant. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 11) Recessive bit at last bit of CRC Field.  
A dominant bit of CRC Field is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 12) Create Active Error Flags until transmitter is Error Passive.  
When sending an Active Error Flag the **RECEIVE\_DATA** input of the transmitter is forced to recessive for 3 bit times. The transmitter detects bit errors at every bit and starts Active Error Flags. With every bit error the transmit error counter is increased by 8. Then the last Active Error Flag is sent and the transmitter becomes Error Passive, but it continues sending the Active Error Flag.
- 13) Recessive bit at Start of Frame.  
The dominant Start of Frame bit is forced to recessive. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8.
- 14) Recessive bit at reserved bit, dominant bit at first bit of Passive Error Flag.  
A dominant reserved bit is forced to recessive. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8.  
The first bit of the passive Transmitter Error Flag is forced to dominant. The transmitter detects a bit error and starts sending a Passive Error Flag again. The transmit error counter is not changed.
- 15) Dominant bit at last bit of Passive Error Flag.  
The last bit of a Passive Error Flag is forced to dominant. The transmitter detects a bit error and starts sending a Passive Error Flag again. The receive error counter is not changed.

- 16) Dominant bit at first bit of Intermission, recessive bit at first bit of Overload Flag.  
The first bit of Intermission is forced to dominant to create an Overload Flag. Then the first bit of this Overload Flag is forced to recessive. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8.
- 17) Dominant bit at first bit of Intermission, recessive bit at last bit of Overload Flag.  
The first bit of Intermission is forced to dominant to create an Overload Flag. Then the last bit of this Overload Flag is forced to recessive. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8.
- 18) Dominant bit at first bit of Data Length Code.  
A recessive bit of Data Length Code is forced to dominant. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8.
- 19) Recessive bit at last bit of Data Length Code.  
A dominant bit of Data Length Code is forced to recessive. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8.
- 20) Dominant bit at first bit of Data Field.  
A recessive bit of Data Field is forced to dominant. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8.
- 21) Recessive bit at 8th bit of Data Field.  
A dominant bit of Data Field is forced to recessive. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8.
- 22) Dominant bit at first bit of CRC Field.  
A recessive bit of CRC Field is forced to dominant. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8.
- 23) Recessive bit at last bit of CRC Field.  
A dominant bit of CRC Field is forced to recessive. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8.

### 3.2.3 btl

#### *Bit Timing*

**NUMBER\_OF\_CANS:** 1

Bit Timing: **CLOCK\_PERIOD** = 100 ns, **PRESCALER** = 1,

To test Hard Synchronization and Resynchronization, an edge from recessive to dominant is generated for each time quanta of a bit time. The case of an edge immediately before the sample point is excluded.

The program runs three configurations of the bit timing:

- 1) Large Phase Buffer, Large Synchronization Jump Width

**NTQ** = 10, **SAMPLE** = 6, **RESYNCHRONIZATION\_JUMP\_WIDDTH** = 4

- 2) Large Phase Buffer, Small Synchronization Jump Width

**NTQ** = 25, **SAMPLE** = 17, **RESYNCHRONIZATION\_JUMP\_WIDDTH** = 1

- 3) Small Phase Buffer, Small Synchronization Jump Width

**NTQ** = 10, **SAMPLE** = 8, **RESYNCHRONIZATION\_JUMP\_WIDDTH** = 1

With each configuration of the bit timing the following tests are performed:

- a) Hard Synchronization, **TX\_DATA** = Recessive, not Transmitter, not Receiver
- b) Resynchronization, **TX\_DATA** = Recessive, Receiver
- c) Resynchronization, **TX\_DATA** = Dominant, Receiver
- d) Resynchronization, **TX\_DATA** = Dominant, Transmitter
- e) Resynchronization, **TX\_DATA** = Recessive, Transmitter
- f) Hard Synchronization, **TX\_DATA** = Dominant, Transmitter

Note: The edges from recessive to dominant on the **RECEIVE\_DATA** input which are used for Hard Synchronization and Resynchronization appear with the falling edge of **TIME\_QUANTA\_CLOCK** while synchronization is started with the rising edge of **TIME\_QUANTA\_CLOCK**.

### 3.2.4 crc

#### *Cyclic Redundancy Check and Acknowledge*

**NUMBER\_OF\_CANS:** 2

Bit Timing: **CLOCK\_PERIOD** = 100 ns, **PRESCALER** = 1,

**NTQ** = 10, **SAMPLE** = 6, **RESYNCHRONIZATION\_JUMP\_WIDTH** = 4

Test of receiver's error detection in case of Bit Error in the Data Field and in the CRC Field and test of the transmitter's reaction on acknowledge errors.

The program consists of the following test steps:

#### **Test of receiver**

- 1) Recessive bit at reserved bit r0.  
The dominant bit at r0 is forced to recessive. The receiver detects a CRC error, sends a recessive ACK bit and an Active Error Flag after the ACK Delimiter. The receive error counter is increased by 1.
- 2) Dominant bit at the 2nd bit of CRC Field.  
The recessive bit of CRC Field is forced to dominant. The receiver detects a CRC error, sends a recessive ACK bit and an Active Error Flag after the ACK Delimiter. The receive error counter is increased by 1. The receiver detects a dominant bit after sending its Error Flag and increases its error counter by 8.

#### **Test of transmitter**

- 1) Recessive bit at ACK Slot, **RECEIVE\_DATA** input of RefCAN2 is forced to recessive.  
The bus state of RefCAN2 is idle, because the **RECEIVE\_DATA** input is forced to recessive. The transmitter (RefCAN1) detects an ACK error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 2) Recessive bits after 2nd bit of Active Error Flag until transmitter is Error Passive, **RECEIVE\_DATA** input of RefCAN2 is forced to recessive.  
During sending an Active Error Flag the **RECEIVE\_DATA** input of the transmitter is forced to recessive for 14 bit times. The transmitter detects bit errors at every bit and starts Active Error Flags.

With every bit error the transmit error counter is increased by 8. Then the last Active Error Flag is sent and the transmitter becomes Error Passive (TEN 120 -> 128), but it continues sending the Active Error Flag.

- 3) Recessive bit at ACK Slot, no dominant bit during Passive Error Flag, **RECEIVE\_DATA** input of RefCAN2 is forced to recessive.  
The bus state of RefCAN2 is idle, because the **RECEIVE\_DATA** input is forced to recessive. The transmitter (RefCAN1) detects an ACK error and sends a Passive Error Flag. During the Passive Error Flag no dominant bit appears on the bus. The transmit error counter is not changed.
- 4) Transmitting a frame successful, transmitter is Error Active.  
The transmitter transmits a frame without errors. The transmit error counter is decreased by 1 (TEC = 127).
- 5) Recessive bit at 2nd bit of Identifier.  
The dominant bit of Identifier is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8. Transmitter is Error Passive.
- 6) Recessive bit at ACK Slot, dominant bits after Passive Error Flag, **RECEIVE\_DATA** input of RefCAN2 is forced to recessive.  
The bus state of RefCAN2 is Idle, because the **RECEIVE\_DATA** input is forced to recessive. The transmitter (RefCAN1) detects an ACK error and sends a Passive Error Flag. During the Passive Error Flag no dominant bit appears on the bus. The transmit error counter is not changed. After Passive Error Flag the **RECEIVE\_DATA** input of RefCAN1 is forced to dominant for 113 bit times. The transmitter detects form errors at every 8th bit and increases its error counter by 8 (TEC = 247).
- 7) Recessive bit at ACK Slot, dominant bit at the 2nd bit of Passive Error Flag, **RECEIVE\_DATA** input of RefCAN2 is forced to recessive.  
The bus state of RefCAN2 is Idle, because the **RECEIVE\_DATA** input is forced to recessive. The transmitter (RefCAN1) detects an ACK error and sends a Passive Error Flag. During the Passive Error Flag a dominant bit appears on the bus. The transmit error counter is increased by 8 (TEC = 255).
- 8) Recessive bit at ACK Slot, dominant bit at the 6th bit of Passive Error Flag, **RECEIVE\_DATA** input of RefCAN2 is forced to recessive.  
The bus state of RefCAN2 is Idle, because the **RECEIVE\_DATA** input is forced to recessive. The transmitter (RefCAN1) detects an ACK error and sends a Passive Error Flag. During the Passive Error Flag a dominant bit appears on the bus. The transmit error counter is increased by 8 (TEC = 263) and the transmitter becomes Bus Off.

### 3.2.5 dlc

#### *Data Field Length*

**NUMBER\_OF\_CANS:** 2

Bit Timing: **CLOCK\_PERIOD** = 100 ns, **PRESCALER** = 1,

**NTQ** = 10, **SAMPLE** = 6, **RESYNCHRONIZATION\_JUMP\_WIDTH** = 4

Reception and transmission of messages with all possible (0 ... 15 !) Data Length Codes as Data and as Remote Frames. In the first part of the test, the receiver (RefCAN1) receives all 32 messages. In the second part, the transmitter (RefCAN1) transmits all 32 messages.



### 3.2.6 emlcount

#### *Function of Error Management Logic, -Counters, and -States*

**NUMBER\_OF\_CANS:** 2

Bit Timing: **CLOCK\_PERIOD** = 100 ns, **PRESCALER** = 1,

**NTQ** = 10, **SAMPLE** = 6, **RESYNCHRONIZATION\_JUMP\_WIDTH** = 2

Receive and transmit error counters are incremented and decremented around the Error Warning Limit, the Error Passive Limit and the Bus Off Limit. The fault confinement in case of stuck-at-dominant after sending an Error Flag is tested.

The program consists of the following test steps:

#### **Test of receiver**

- 1) Stuff error at stuff bit after 4th bit of Identifier.  
A recessive stuff bit is forced to dominant. The receiver detects a stuff error and sends an Active Error Flag. The receive error counter is increased by 1. The receiver detects dominant bits after sending its Error Flag and increases its error counter by 8.
- 2) Dominant bit at CRC Delimiter, some resynchronisations.  
The recessive CRC Delimiter bit is forced to dominant. The receiver detects a form error and sends an Active Error Flag. The receive error counter is increased by 1. The receiver detects dominant bits after sending its Error Flag and increases its error counter by 8. While waiting for the CRC Delimiter, some resynchronisations are tested by generating positive and negative phase errors at edges from recessive to dominant.
- 3) Recessive bit at ACK Slot.  
The dominant ACK bit is forced to recessive. The receiver detects a bit error and sends an Active Error Flag. The receive error counter is increased by 1. The receiver detects dominant bits after sending its Error Flag and increases its error counter by 8.
- 4) Dominant bit at last bit of End of Frame, 7 dominant bits after Overload Flag.  
The recessive bit of End of Frame is forced to dominant. The **RECEIVE\_DATA** input is forced to dominant for another 13 bits. The receiver detects an overload condition and sends an Overload Frame. After sending the Overload Frame the receiver detects 7 dominant bits before sending the Overload Delimiter. The receive error counter is not changed.
- 5) Dominant bit at last bit of Overload Delimiter.  
The recessive bit of Overload Delimiter is forced to dominant. The receiver starts sending an Overload Flag. The receive error counter is not changed.
- 6) Recessive bit at first bit of Overload Flag, recessive bit at Active Error Flag, increment the REC to 106. The dominant Overload Flag is forced to recessive. The receiver detects a bit error and sends an Active Error Flag. The receive error counter is increased by 8. Some bits of the following Active Error Flags are forced to recessive, therefore the Error Flags start again and increases the receive error counter by 8.
- 7) Wait until Intermission and receive new frame, REC=105.  
The receiver waits for the last bit of Intermission and receives a new frame successful. The receive error counter is decreased by 1.

- 8) Wait until Intermission and receive new frame, REC=104.  
The receiver waits for the last bit of Intermission and receives a new frame successful. The receive error counter is decreased by 1.
- 9) Wait until Intermission and receive new frame, REC=103.  
The receiver waits for the last bit of Intermission and receives a new frame successful. The receive error counter is decreased by 1.
- 10) Dominant bit at last bit of End of Frame, 4 \* 8 dominant bits after Overload Flag.  
The recessive bit of End of Frame is forced to dominant. The **RECEIVE\_DATA** input is forced to dominant for another 38 bits. The receiver detects a form error and sends an Overload Flag. After sending the Overload Flag the receiver detects 8 dominant bits and increases its error counter by 8. After each sequence of additional eight consecutive dominant bits the receive error counter is increased by 8. Receiver is now Error Passive.
- 11) Dominant bit at the 3rd bit of Overload Delimiter, 8 \* 2 dominant bits after Passive Error Flag.  
A recessive bit of Overload Delimiter is forced to dominant. The receiver detects a form error and sends a Passive Error Flag. The receive error counter is increased by 1 and its now equal to 136. Then the next 16 bit after the Error Flag are forced to dominant. The receiver continues sending Passive Error Flag. After each sequence of eight consecutive dominant bits normally the receive error counter is increased by eight, however the counter is equal to 136 and not increased.
- 12) Receive correct frame, REC ~ [119 ... 127].  
The receiver waits for the last bit of Intermission and receives a new frame.
- 13) Wait until End of Frame, node Error Active again.  
After the successful reception the receive error counter is decremented. The receiver is now Error Active.
- 14) Receive correct frame, REC = REC - 1.  
After the successful reception the receive error counter is decreased by 1.
- 15) Dominant bit at the first bit of Intermission, recessive bit at the first bit of Overload Flag and Error Flag. The recessive bit of Intermission is forced to dominant. The receiver detects an overload condition and sends an Overload Flag. Then the first bit of Overload Flag is forced to recessive. The receiver detects a bit error and sends an Error Flag. The receive error counter is increased by 8. Depending on the value of the REC after finishing Error Passive, the actual REC value is above 127 or below 128. Nevertheless, an Active Error Flag is sent. The first bit of the Active Error Flag is forced to dominant, setting the node to Error Passive.
- 16) Receive correct frame, REC ~ [119 ... 127].  
The receiver waits for the last bit of Intermission and receives a new frame. After the successful reception the receive error counter is set to below 128.
- 17) Receiver sees local bit error in CRC\_Field.  
One bit of the received message is falsified, causing a CRC-Error.
- 18) Receiver with CRC-Error sees foreign dominant Acknowledge => Rec+/-0.  
Node does not send a dominant Acknowledge, but samples a dominant bit in the Acknowledge Slot.
- 19) Receiver starts CRC-Error-Flag, REC = REC+1.  
Active Error Flag is started after Acknowledge Delimiter because of CRC-Error.
- 20) Recessive Bit in Error Flag => Error Passive.  
A bit Error in Active Error Flag sets the node to Error Passive.

**Test of transmitter**

- 1) Error Passive Transmitter with  $TEC < 128$  sees Bit Error at dominant Identifier bit.  
Node sends Passive Error Flag and adds Suspend to Interframe Space.
- 2) Error Passive Transmitter sees 104 consecutive dominant bits after Passive Error Flag.  
Transmit error counter is incremented to 120.
- 3) Receive error counter is decremented by reception of correct messages.  
Node is Error Active.
- 4) transmit error counter is incremented to 128.  
Node is Error Passive.
- 5) Receiver sees Stuff Error and 16 consecutive dominant bits after Error Flag.  
Receive error counter is incremented to 135.
- 6) One Successful transmission, then Bit Error at dominant Identifier bit.  
Transmit error counter is decremented to 127, then Passive Error Flag.

**A hardware reset is performed, both error counters are reset to 0.**

- 7) Recessive bit at Start of Frame.  
The dominant Start of Frame bit is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 8) Dominant bit at ACK Delimiter.  
The recessive ACK Delimiter bit is forced to dominant. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 9) Dominant bit at the first bit of End of Frame.  
The recessive bit of End of Frame is forced to dominant. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 10) Dominant bit at the last bit of End of Frame.  
The recessive bit of End of Frame is forced to dominant. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 11) Dominant bit at last bit of Error Delimiter, 7 dominant bits after Overload Flag.  
The last recessive bit of Error Delimiter is forced to dominant. The transmitter detects an overload condition and sends an Overload Frame. After sending the Overload Frame the transmitter detects 7 consecutive dominant bits before sending the Overload Delimiter. The transmit error counter is not changed.
- 12) Dominant bit at last bit of Overload Delimiter, 8 dominant bits after Overload Flag.  
The recessive bit of Overload Delimiter is forced to dominant. The transmitter detects an overload condition and sends an Overload Frame. After sending the Overload Frame the transmitter detects 8 consecutive dominant bits before sending the Overload Delimiter. The transmit error counter is increased by 8.
- 13) Dominant bit at the 2nd bit of Overload Delimiter.  
The recessive bit of Overload Delimiter is forced to dominant. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 14) Dominant bit at the 2nd bit of Error Delimiter.  
The recessive bit of Error Delimiter is forced to dominant. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.

- 15) Recessive bit at ACK Slot, 8 \* 4 dominant bits after Error Flag  
The dominant ACK bit is forced to recessive. The transmitter detects an ACK error and sends an Active Error Flag. The transmit error counter is increased by 8. After the Error Flag the **RECEIVE\_DATA** input is forced to dominant for another 32 bits. After each sequence of additional eight consecutive dominant bits the transmitter detects a form error and increases the error counter by 8.
- 16) Dominant bit at 2nd bit of Intermission, recessive bit at first bit of Overload and Error Flag.  
The recessive bit of Intermission is forced to dominant. The transmitter detects an overload condition and sends an Overload Frame. Then the first bit of the Overload Flag is forced to dominant. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.  
During sending an Active Error Flag the **RECEIVE\_DATA** input of the transmitter is forced to recessive for 3 bit times. The transmitter detects bit errors at every bit and starts Active Error Flags. With every bit error the transmit error counter is increased by 8. Then at the beginning of the last Active Error Flag the transmitter becomes Error Passive, but it continues sending the Active Error Flag.
- 17) Send 7 messages decrementing TEC to 128.  
The transmitter sends 7 messages. After the successful transmission of each message the transmit error counter is decreased by 1.
- 18) Error Passive transmitter sees Stuff Error during Arbitration at recessive stuff bit.  
No TEC change on arbitration stuff error
- 19) Send one successful message.  
Node is set back to Error Active.
- 20) Recessive bit at Start of Frame.  
The dominant Start of Frame bit is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8. The transmitter is now Error Passive again.
- 21) Recessive bit at Start of Frame (Error Passive).  
The dominant Start of Frame bit is forced to recessive. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8.
- 22) Dominant bit at ACK Delimiter (Error Passive).  
The recessive ACK Delimiter bit is forced to dominant. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8.
- 23) Dominant bit at the first bit of End of Frame (Error Passive).  
The recessive bit of End of Frame is forced to dominant. The **RECEIVE\_DATA** input is forced to dominant for another 6 bits. The transmitter detects a bit error (at End of Frame) and sends a Passive Error Flag. The transmit error counter is increased by 8. The 6 dominant bits during the Passive Error Flag have no effect.
- 24) Dominant bit at the last bit of End of Frame (Error Passive), bit error during Passive Error Flag.  
The recessive bit of End of Frame is forced to dominant. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8. Then the 3rd bit of Passive Error Flag is forced to dominant. The transmitter continues sending Passive Error Flag and waits again for 6 consecutive bits without changing the error counter.

- 25) Dominant bit at last bit of Error Delimiter (Error Passive), 7 dominant bits after Overload Flag.  
The last recessive bit of Error Delimiter is forced to dominant. The transmitter detects an overload condition and sends an Overload Frame. After sending the Overload Frame the transmitter detects 7 consecutive dominant bits before sending the Overload Delimiter. The transmit error counter is not changed.
- 26) Dominant bit at last bit of Overload Delimiter (Error Passive), 8 dominant bits after Overload Flag.  
The recessive bit of Overload Delimiter is forced to dominant. The transmitter detects an overload condition and sends an Overload Frame. After sending the Overload Frame the transmitter detects 8 consecutive dominant bits before sending the Overload Delimiter. The transmit error counter is increased by 8.
- 27) Dominant bit at the 2nd bit of Overload Delimiter (Error Passive).  
The recessive bit of Overload Delimiter is forced to dominant. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8.
- 28) Recessive bit at ACK Slot (Error Passive)  
The dominant ACK bit is forced to recessive. The transmitter detects an ACK error and sends a Passive Error Flag. The transmit error counter is not changed because it does not detect a dominant bit while sending its Passive Error Flag.
- 29) 2nd bit of Error Delimiter forced dominant (Error Passive), 64 dominant bits after Passive Error Flag.  
The recessive bit of Error Delimiter is forced to dominant. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8.  
After the Error Flag the **RECEIVE\_DATA** input is forced to dominant for another 64 bits. After each sequence of additional eight consecutive dominant bits the transmitter detects a form error and increases the error counter by 8.
- 30) Dominant bit at last bit of Error Delimiter (Error Passive).  
The last recessive bit of Error Delimiter is forced to dominant. The transmitter detects an overload condition and sends an Overload Frame.
- 31) Dominant bit at 3rd bit of Intermission (Error Passive).  
The last bit of Intermission is forced to dominant. The node is Error Passive and becomes receiver. The next 5 bits are also forced to dominant. The receiver detects a stuff error and sends a Passive Error Flag. The receive error counter is incremented by 1.
- 32) Dominant bit at the first bit after receiver's Passive Error Flag.  
The first bit after the Passive Error Flag is forced to dominant. The receiver increments the receive error counter by 8.
- 33) Dominant bit at receiver's Error Delimiter (Error Passive).  
The 4th bit of Error Delimiter is forced to dominant. The receiver detects a form error and increments the receive error counter by 1.
- 34) Dominant bit at the first bit after receiver's Passive Error Flag.  
The first bit after 6 consecutive recessive Passive Error Flag bits is forced to dominant. The receiver increments the receive error counter by 8.
- 35) Dominant bit at receiver's Error Delimiter. Dominant bit after Passive Error Flag seen as dominant.  
The recessive bit of Error Delimiter is forced to dominant. The receiver detects a form error and increments the receive error counter by 1. After the 6 consecutive dominant Passive Error Flag bits the receiver sees another dominant bit and increments the receive error counter by 8. A new transmission is started.

- 36) Dominant bit at first bit of transmitter's Intermission.  
The recessive bit of Intermission is forced to dominant. The transmitter detects an overload condition and sends an Overload Flag.
- 37) Recessive bit during transmitter's Overload Flag.  
The second bit of the Overload Flag is forced to recessive. The transmitter detects a bit error and increments its error counter by 8. Now the transmit error counter exceeds 255 and the node becomes Bus Off.

### 3.2.7 extd\_id

*Test of proper recognition of IDE bit at all stuff conditions and test of losing arbitration at IDE bit.*

NUMBER\_OF\_CANS: 2

Bit Timing: CLOCK\_PERIOD = 100 ns, PRESCALER = 1,  
NTQ = 10, SAMPLE = 6, RESYNCHRONIZATION\_JUMP\_WIDTH = 4

The program consists of the following test steps:

#### Receiver, test of stuff bit combinations at IDE

- 1) IDE = dominant, standard frame: Dominant stuff bit before IDE, bit after IDE is dominant.
- 2) IDE = dominant, standard frame: Dominant stuff bit before IDE, bit after IDE is recessive.
- 3) IDE = dominant, standard frame: Recessive stuff bit before IDE, bit after IDE is dominant.
- 4) IDE = dominant, standard frame: Recessive stuff bit before IDE, bit after IDE is recessive.
- 5) IDE = dominant, standard frame: Recessive stuff bit after IDE.
- 6) IDE = recessive, extended frame: Dominant stuff bit after IDE.
- 7) IDE = recessive, extended frame: Dominant stuff bit before IDE, bit after IDE is dominant.
- 8) IDE = recessive, extended frame: Dominant stuff bit before IDE, bit after IDE is recessive.
- 9) IDE = recessive, extended frame: Illegal (dominant) SRR bit, recessive stuff bit before IDE, bit after IDE is dominant.
- 10) IDE = recessive, extended frame: Illegal (dominant) SRR bit, recessive stuff bit before IDE, bit after IDE is recessive.

#### Transmitter, test of stuff bit combinations at IDE

- 1) IDE = dominant, standard frame: Dominant stuff bit before IDE, bit after IDE is dominant.
- 2) IDE = dominant, standard frame: Recessive stuff bit before IDE, bit after IDE is dominant.
- 3) IDE = dominant, standard frame: Recessive stuff bit after IDE.
- 4) IDE = recessive, extended frame: Dominant stuff bit after IDE.
- 5) IDE = recessive, extended frame: Dominant stuff bit before IDE, bit after IDE is dominant.
- 6) IDE = recessive, extended frame: Dominant stuff bit before IDE, bit after IDE is recessive.

#### Transmitter, test of losing arbitration before, at and after IDE

- 1) IDE = dominant, standard frame: Lost arbitration at RTR (standard data frame).

- 2) IDE = dominant, standard frame: Lost arbitration at RTR (extended data frame with illegal SRR = dominant).
- 3) IDE = recessive, extended frame: Lost arbitration at SRR (standard data frame).
- 4) IDE = recessive, extended frame: Lost arbitration at IDE (standard remote frame).
- 5) IDE = recessive, extended frame: Lost arbitration at extended Identifier.
- 6) IDE = recessive, extended frame: Lost arbitration at RTR (extended data frame).
- 7) IDE = recessive, extended frame: Lost arbitration at SRR (extended data frame with illegal SRR = dominant).

### 3.2.8 formerr

#### *Confinement of Form Errors*

**NUMBER\_OF\_CANS:** 2

Bit Timing: **CLOCK\_PERIOD** = 100 ns, **PRESCALER** = 1,

**NTQ** = 10, **SAMPLE** = 6, **RESYNCHRONIZATION\_JUMP\_WIDTH** = 4

Transmitters and receivers get form errors at all fixed format fields of all frames. Tested while Error Active and Error Passive.

The program consists of the following test steps:

#### **Test of receiver**

- 1) Dominant bit at CRC Delimiter.  
The recessive bit of CRC Delimiter is forced to dominant. The receiver detects a form error and sends an Active Error Flag. The receive error counter is increased by 1. The receiver detects dominant bits after sending its Error Flag and increases its error counter by 8.
- 2) Dominant bit at ACK Delimiter.  
The recessive bit of ACK Delimiter is forced to dominant. The receiver detects a form error and sends an Active Error Flag. The receive error counter is increased by 1. The receiver detects dominant bits after sending its Error Flag and increases its error counter by 8.
- 3) Dominant bit at the first bit of End of Frame.  
The recessive bit of End of Frame is forced to dominant. The receiver detects a form error and sends an Active Error Flag. The receive error counter is increased by 1. The receiver detects dominant bits after sending its Error Flag and increases its error counter by 8.
- 4) Dominant bit at the last bit of End of Frame.  
The recessive bit of End of Frame is forced to dominant. The receiver detects an overload condition and sends an Overload Flag. The receive error counter is not changed.
- 5) Dominant bit at the last bit of Overload Delimiter.  
The recessive bit of Overload Delimiter is forced to dominant. The receiver detects an overload condition and sends an Overload Flag. The receive error counter is not changed.
- 6) Dominant bit at the second bit of Overload Delimiter.  
The recessive bit of Overload Delimiter is forced to dominant. The receiver detects a form error and sends an Active Error Flag. The receive error counter is increased by 1. The receiver detects dominant bits after sending its Error Flag and increases its error counter by 8.

- 7) Dominant bit at the second bit of Error Delimiter.  
The recessive bit of Error Delimiter is forced to dominant. The receiver detects a form error and sends an Active Error Flag. The receive error counter is increased by 1. The receiver detects dominant bits after sending its Error Flag and increases its error counter by 8.
- 8) Dominant bit at the last bit of Error Delimiter.  
The recessive bit of Error Delimiter is forced to dominant. The receiver detects an overload condition and sends an Overload Flag. The receive error counter is not changed.
- 9) Dominant bit at the 8th bit after Overload Flag.  
The next 16 bits after Overload Flag are forced to dominant. At the 8th and the 16th bit the receiver detects form errors and increases its error counter by 8.
- 10) Dominant bit at the second bit of Overload Delimiter.  
The recessive bit of Overload Delimiter is forced to dominant. The receiver detects a form error and sends an Active Error Flag. The receive error counter is increased by 1. The receiver detects dominant bits after sending its Error Flag and increases its error counter by 8.
- 11) Dominant bit at the 8th bit after Active Error Flag.  
The next 16 bits after Active Error Flag are forced to dominant. At the 8th and the 16th bit the receiver detects form errors and increases its error counter by 8.

### Test of transmitter

- 1) Dominant bit at CRC Delimiter.  
The recessive bit of CRC Delimiter is forced to dominant. The transmitter detects a form error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 2) Dominant bit at ACK Delimiter.  
The recessive bit of ACK Delimiter is forced to dominant. The transmitter detects a form error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 3) Dominant bit at the first bit of End of Frame.  
The recessive bit of End of Frame is forced to dominant. The transmitter detects a form error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 4) Dominant bit at the last bit of End of Frame.  
The recessive bit of End of Frame is forced to dominant. The transmitter detects a form error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 5) Dominant bit at the last bit of Error Delimiter.  
The recessive bit of Error Delimiter is forced to dominant. The transmitter detects an overload condition and sends an Overload Frame. The transmit error counter is not changed.
- 6) Dominant bit at the last bit of Overload Delimiter.  
The recessive bit of Overload Delimiter is forced to dominant. The transmitter detects an overload condition and sends an Overload Frame. The transmit error counter is not changed.
- 7) Dominant bit at the second bit of Overload Delimiter.  
The recessive bit of Overload Delimiter is forced to dominant. The transmitter detects a form error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 8) Dominant bit at the second bit of Error Delimiter.  
The recessive bit of Error Delimiter is forced to dominant. The transmitter detects a form error and sends an Active Error Flag. The transmit error counter is increased by 8.



- 9) Dominant bit at the 8th bit after Overload Flag.  
The next 16 bits after Overload Flag are forced to dominant. At the 8th and the 16th bit the transmitter detects form errors and increases its error counter by 8.
- 10) Dominant bit at the 8th bit after Active Error Flag.  
The next 16 bits after Active Error Flag are forced to dominant. At the 8th and the 16th bit the transmitter detects form errors and increases its error counter by 8.

### 3.2.9 idle

#### *Reset and BusOff Recovery Sequences*

**NUMBER\_OF\_CANS:** 1

Bit Timing: **CLOCK\_PERIOD** = 100 ns, **PRESCALER** = 1,  
**NTQ** = 10, **SAMPLE** = 8, **RESYNCHRONIZATION\_JUMP\_WIDTH** = 1

The reset (11 consecutive recessive bits) and Bus Off (at least 128 \* 11 consecutive recessive bits) recovery sequences are tested by setting dominant bits at interesting positions of that sequences. The detection of Start of Frame is checked; the behaviour of the error counters is monitored.

The program consists of the following test steps:

- 1) Dominant bit at the 9th bit of Wait\_For\_Bus\_Idle.  
The recessive 9th bit of Wait\_For\_Bus\_Idle is forced to dominant. The Wait\_For\_Bus\_Idle cycle starts again.
- 2) Dominant bit at the 11th bit of Wait\_For\_Bus\_Idle.  
The recessive 11th bit of Wait\_For\_Bus\_Idle is forced to dominant. The Wait\_For\_Bus\_Idle cycle starts again.
- 3) Dominant bit at the second bit of Bus\_Idle field.  
A recessive bit during Bus Idle is forced to dominant. The node interprets this as Start of Frame and becomes receiver. After the 6th bit of Identifier the receiver detects a stuff error and sends an Active Error Flag. The receive error counter is increased by 1.
- 4) Dominant bit at the 3rd bit of Intermission.  
The recessive 3rd bit of Intermission is forced to dominant. The node interprets this as Start of Frame and becomes transmitter.
- 5) Sending Active Error Flags, Passive Error Flag until suspend is reached.  
When sending an Active Error Flag the **RECEIVE\_DATA** input is forced to recessive. The transmitter detects bit errors and increases its error counter with every bit error by 8 until the node is Error Passive. After the Passive Error Flag, Error Delimiter and Intermission the transmitter sends Suspend Transmission.
- 6) Recessive bit at the 2nd bit of Identifier.  
The dominant 2nd bit of Identifier is forced to recessive. The transmitter detects a bit error and sends a Passive Error Flag. The transmit error counter is increased by 8.
- 7) Waiting for Bus Off.  
The **RECEIVE\_DATA** input is forced to recessive. The transmitter detects bit errors at every Start of Frame bit and sends Passive Error Flags. With every error the transmit error counter is increased by 8. If the error counter is > 255 the node becomes Bus Off.

- 8) Abort transmission.  
The `reset_transmission_request` is set to abort the transmission. The node waits now for  $128 * 11$  consecutive recessive bits.
- 9) Dominant bit at the 9th position of Bus Off recovery sequence.  
The recessive 9th bit of Bus Off recovery is forced to dominant. The recovery sequence starts again.
- 10) Dominant bit at the 11th position of Bus Off recovery sequence.  
The recessive 11th bit of Bus Off recovery is forced to dominant. The recovery sequence starts again.
- 11) Dominant bit at the first position of Bus Off recovery sequence.  
The recessive 1st bit of Bus Off recovery is forced to dominant. The recovery sequence starts again.  
The recovery counter is unchanged.
- 12) Dominant bit at the  $(10 + (126 * 11))$  position of Bus Off recovery.  
The recessive bit of Bus Off recovery is forced to dominant. The recovery sequence starts again.  
The recovery counter is unchanged. After the next 11 recessive bits the node becomes Bus Idle and Error Active.
- 13) Dominant bit at the 12th position of Bus\_Idle.  
A recessive 12th bit during Bus Idle is forced to dominant. The node interprets this as Start of Frame and becomes receiver. After the 6th bit of Identifier the receiver detects a stuff error and sends an Active Error Flag. The receive error counter is increased by 1.

### 3.2.10 overload

#### *Overload Confinement*

**NUMBER\_OF\_CANS:** 2

Bit Timing: **CLOCK\_PERIOD** = 100 ns, **PRESCALER** = 1,  
**NTQ** = 10, **SAMPLE** = 6, **RESYNCHRONIZATION\_JUMP\_WIDTH** = 4

For receivers and transmitters, dominant bits are generated at each position of Intermission, at the end of Error Delimiter and at the last bit of a receiver's End of Frame.

The program consists of the following test steps:

#### **Test of receiver**

- 1) Dominant bit at 7th bit of End of Frame, 8th bit of Overload Delimiter, 1st bit of Intermission, 2nd bit of Intermission.  
In a test loop the bits described above are forced to dominant. At each dominant bit the receiver detects an overload condition and sends an Overload Flag.
- 2) Dominant bit at the 3rd bit of Intermission.  
The recessive 3rd bit of Intermission is forced to dominant. The receiver interprets this as Start of Frame and receives a new message.
- 3) Dominant bit at the 8th bit of Error Delimiter.  
The recessive 8th bit of Error Delimiter is forced to dominant. The receiver detects an overload condition and sends an Overload Flag.

### Test of transmitter

- 1) Dominant bit at 1st bit of Intermission, 8th bit of Overload Delimiter, 2nd bit of Intermission.  
In a test loop the bits described above are forced to dominant. At each dominant bit the transmitter detects an overload condition and sends an Overload Flag.
- 2) Dominant bit at 3rd bit of Intermission.  
The recessive 3rd bit of Intermission is forced to dominant. The transmitter interprets this as Start of Frame and starts a message.
- 3) Recessive bit at the 4th bit of Identifier.  
The dominant 4th bit of Identifier is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 4) Dominant bit at the 8th bit of Error Delimiter.  
The recessive 8th bit at Error Delimiter is forced to dominant. The transmitter detects an overload condition and sends an Overload Flag.

#### 3.2.11 stuff bit

##### *Bit Stuffing*

NUMBER\_OF\_CANS: 2

Bit Timing: CLOCK\_PERIOD = 100 ns, PRESCALER = 1,  
NTQ = 10, SAMPLE = 6, RESYNCHRONIZATION\_JUMP\_WIDTH = 4

Reception and transmission of messages with dominant and recessive stuff bits within and at the end of each stuffed field, followed by a recessive and a dominant bit.

In the first part of the test, the receiver (RefCAN1) receives 11 predefined messages. In this part the reserved bits, which have normally to be sent dominant, are modified to test whether the receiver accepts dominant and recessive reserved bits in all combinations. In the second part the transmitter (RefCAN1) transmits 8 predefined messages.

#### 3.2.12 stufferr

##### *Confinement of Stuff Errors*

NUMBER\_OF\_CANS: 2

Bit Timing: CLOCK\_PERIOD = 100 ns, PRESCALER = 1,  
NTQ = 10, SAMPLE = 6, RESYNCHRONIZATION\_JUMP\_WIDTH = 4

Stuff errors (both dominant and recessive) are generated in each stuffed field of a message and at the end of each stuffed field. The program generates 16 stuff errors at different positions in the data frames.

The program consists of the following test steps:

- 1) Recessive stuff error at stuff bit after the 8th Identifier position.  
A dominant stuff bit is forced to recessive. The transmitter sends an Active Error Flag and increases the transmit error counter by 8. The receiver sends an Active Error Flag and increases the receive error counter by 1.

- 2) Dominant stuff error at stuff bit after the 4th Identifier position.  
A recessive stuff bit is forced to dominant. The transmitter sends an Active Error Flag. The transmit error counter is not changed because the error occurred during arbitration. The receiver sends an Active Error Flag and increases the receive error counter by 1.
- 3) Dominant stuff error at stuff bit after RTR bit.  
A recessive stuff bit is forced to dominant. The transmitter sends an Active Error Flag and increases the transmit error counter by 8. The receiver sends an Active Error Flag and increases the receive error counter by 1. **No arbitration is possible after the RTR bit of an extended Identifier.**
- 4) Recessive stuff error at stuff bit after RTR bit.  
A dominant stuff bit is forced to recessive. The transmitter sends an Active Error Flag and increases the transmit error counter by 8. The receiver sends an Active Error Flag and increases the receive error counter by 1.
- 5) Recessive stuff error at stuff bit after the 2nd Data Length Code position.  
A dominant stuff bit is forced to recessive. The transmitter sends an Active Error Flag and increases the transmit error counter by 8. The receiver sends an Active Error Flag and increases the receive error counter by 1.
- 6) Dominant stuff error at stuff bit after the 2nd Data Length Code position.  
A recessive stuff bit is forced to dominant. The transmitter sends an Active Error Flag and increases the transmit error counter by 8. The receiver sends an Active Error Flag and increases the receive error counter by 1.
- 7) Dominant stuff error at stuff bit after the 4th Data Length Code position.  
A recessive stuff bit is forced to dominant. The transmitter sends an Active Error Flag and increases the transmit error counter by 8. The receiver sends an Active Error Flag and increases the receive error counter by 1.
- 8) Recessive stuff error at stuff bit after the 4th Data Length Code position.  
A dominant stuff bit is forced to recessive. The transmitter sends an Active Error Flag and increases the transmit error counter by 8. The receiver sends an Active Error Flag and increases the receive error counter by 1.
- 9) Recessive stuff error at stuff bit after the 8th Data Field position.  
A dominant stuff bit is forced to recessive. The transmitter sends an Active Error Flag and increases the transmit error counter by 8. The receiver sends an Active Error Flag and increases the receive error counter by 1.
- 10) Dominant stuff error at stuff bit after the 12th Data Field position.  
A recessive stuff bit is forced to dominant. The transmitter sends an Active Error Flag and increases the transmit error counter by 8. The receiver sends an Active Error Flag and increases the receive error counter by 1.
- 11) Dominant stuff error at stuff bit after the 64th Data Field position.  
A recessive stuff bit is forced to dominant. The transmitter sends an Active Error Flag and increases the transmit error counter by 8. The receiver sends an Active Error Flag and increases the receive error counter by 1.
- 12) Recessive stuff error at stuff bit after the 8th Data Field position.  
A dominant stuff bit is forced to recessive. The transmitter sends an Active Error Flag and increases the transmit error counter by 8. The receiver sends an Active Error Flag and increases the receive error counter by 1.

- 13) Recessive stuff error at stuff bit after the 8th CRC Field position.  
A dominant stuff bit is forced to recessive. The transmitter sends an Active Error Flag and increases the transmit error counter by 8. The receiver sends an Active Error Flag and increases the receive error counter by 1.
- 14) Dominant stuff error at stuff bit after the 1st CRC Field position.  
A recessive stuff bit is forced to dominant. The transmitter sends an Active Error Flag and increases the transmit error counter by 8. The receiver sends an Active Error Flag and increases the receive error counter by 1.
- 15) Dominant stuff error at stuff bit after the 15th CRC Field position.  
A recessive stuff bit is forced to dominant. The transmitter sends an Active Error Flag and increases the transmit error counter by 8. The receiver sends an Active Error Flag and increases the receive error counter by 1.
- 16) Recessive stuff error at stuff bit after the 15th CRC Field position.  
A dominant stuff bit is forced to recessive. The transmitter sends an Active Error Flag and increases the transmit error counter by 8. The receiver sends an Active Error Flag and increases the receive error counter by 1.

### 3.2.13 txarb

#### *Arbitration*

**NUMBER\_OF\_CANS:** 1

Bit Timing: **CLOCK\_PERIOD** = 100 ns, **PRESCALER** = 1,  
**NTQ** = 10, **SAMPLE** = 6, **RESYNCHRONIZATION\_JUMP\_WIDTH** = 4

A transmitter gets all types of bit errors at different positions in the Arbitration Field.

#### **Standard Identifier**

- 1) Bit 1 error at the 2nd Identifier bit  
The recessive Identifier bit is forced to dominant. The transmitter loses arbitration and becomes receiver. After the 8th Identifier bit the receiver detects a stuff error and send an Active Error Flag.
- 2) Bit 0 error at the 7th Identifier bit  
The dominant Identifier bit is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 3) Bit 1 error at RTR bit  
The recessive RTR bit is forced to dominant. The transmitter loses arbitration and becomes receiver. After the 5th extended Identifier bit the receiver detects a stuff error and sends an Active Error Flag.
- 4) Bit 0 error at the RTR bit  
The dominant RTR bit is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 5) Bit 1 and stuff error after the 9th bit of Identifier  
The recessive stuff bit after the 9th Identifier bit is forced to dominant. The transmitter detects a stuff error and sends an Active Error Flag. The transmit error counter is not changed.
- 6) Bit 0 and stuff error after the 5th bit of Identifier  
The dominant stuff bit after the 5th Identifier bit is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.

- 7) Bit 1 and stuff error after RTR bit  
The recessive stuff bit after the RTR bit is forced to dominant. The transmitter detects a stuff error and sends an Active Error Flag. The transmit error counter is not changed because in a standard Identifier RTR stuff bit is part of the arbitration field.
- 8) Bit 0 and stuff error after RTR bit  
The dominant stuff bit after RTR bit is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 9) Bit 1 error at IDE bit  
The recessive IDE bit is forced to dominant. The transmitter lost arbitration and becomes receiver. After the 5th Data Length Code bit the receiver detects a stuff error and sends an Active Error Flag.
- 10) Bit 0 error at IDE bit  
The dominant IDE bit is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 11) Bit 1 and stuff error after IDE bit  
The recessive stuff bit after the IDE bit is forced to dominant. The transmitter detects a stuff error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 12) Bit 0 and stuff error after IDE bit  
The dominant stuff bit after IDE bit is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.

### Extended Identifier

- 13) Bit 1 error at the 4th bit of extended Identifier  
The recessive extended Identifier bit is forced to dominant. The transmitter loses arbitration and becomes receiver. After the 9th ext. Identifier bit the receiver detects a stuff error and send an Active Error Flag.
- 14) Bit 0 error at the 2nd bit of extended Identifier  
The dominant extended Identifier bit is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 15) Bit 1 error at RTR bit  
The recessive RTR bit is forced to dominant. The transmitter loses arbitration and becomes receiver. After the 4th bit of Data Length Code the receiver detects a stuff error and sends an Active Error Flag.
- 16) Bit 0 error at RTR bit  
The dominant RTR bit is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.
- 17) Bit 1 and stuff error after the 15th bit of extended Identifier  
The recessive stuff bit after the 15th extended Identifier bit is forced to dominant. The transmitter detects a stuff error and sends an Active Error Flag. The transmit error counter is not changed.
- 18) Bit 0 and stuff error at the 11th bit of extended Identifier  
The dominant stuff bit after the 11th extended Identifier bit is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.

## 19) Bit 1 and stuff error after RTR bit

The recessive stuff bit after the RTR bit is forced to dominant. The transmitter detects a stuff error and sends an Active Error Flag. The transmit error counter is increased by 8 because in an extended Identifier RTR stuff bit is not part of the arbitration field.

## 20) Bit 0 and stuff error after RTR bit

The dominant stuff bit after RTR bit is forced to recessive. The transmitter detects a bit error and sends an Active Error Flag. The transmit error counter is increased by 8.

## 4 Model Description

The top level of the Reference CAN Model design is the testbench, consisting of a simulation environment and a set of test programs as described in section 3.2. This chapter describes the model structure and the functionality implemented in the architectures used in the components of the model.

The testbench **PROTOCOL\_TESTBENCH**, shown in figure 1, can be configured to run the different test programs for different CAN models by assigning dedicated architectures and configurations to the components **WAVEFORM** (entity **TEST\_PROGRAM**, architecture **<test>**) and **SYSTEM** (entity **CAN\_SYSTEM**, architecture **FLEXIBLE**). The components are interconnected by a set of *Interface Signals* as described in section 4.1.




Figure 1 architecture **STRUCTURAL** of **PROTOCOL\_TESTBENCH**.

The test programs control the simulation by driving the inputs and strobing the outputs of **CAN\_SYSTEM**. Each test program is represented by one dedicated architecture of **TEST\_PROGRAM** and by three dedicated configurations of **PROTOCOL\_TESTBENCH**, one configuration for each of the three CAN implementation models (**CONFIGURATION\_IMPLEMENTATION**, **CONFIGURATION\_EXAMPLE**, and **CONFIGURATION\_BUGGY**) that are provided with the Reference CAN Model. The configurations are described in subsections 4.2.1 and 4.2.2.



To check special features of an user-defined implementation, like a message memory or a bus interface, additional test programs can be included in the testbench. The file **template.vpp** defines an architecture **TEMPLATE** of **TEST\_PROGRAM**. This architecture can be used as a template when writing additional test programs for the verification of an implementation (see section 5.3).

The architecture **FLEXIBLE** of **CAN\_SYSTEM** is structural and connects the CAN model to be verified (component **CHECK1**) with a flexible number of Reference CAN Model nodes, interacting via the CAN bus. Which CAN model is used as component **CHECK1** is defined by a configuration of **CAN\_SYSTEM**, the actual number of Reference CAN Nodes is defined by a configuration of **PROTOCOL\_TESTBENCH**.

## 4.1 PROTOCOL\_TESTBENCH

The protocol testbench, as shown in figure 1, is the top level entity. It has neither inputs nor outputs and is described by only one architecture, **STRUCTURAL**. **STRUCTURAL** consists of the two components **WAVEFORM** and **SYSTEM**. These two components are connected by a set of interface signals.

- The interface (record-) signals driven by **TEST\_PROGRAM** :

```

RESET
BIT_TIMING_CONFIGURATION (1 to MAXIMUM_NUMBER_OF_CANS)
    .PRESCALER
    .PROPAGATION_SEGMENT
    .PHASE_BUFFER_SEGMENT_1
    .RESYNCHRONISATION_JUMP_WIDTH
    .INFORMATION_PROCESSING_TIME
BUS_INTERFERENCE (1 to MAXIMUM_NUMBER_OF_CANS)
TRANSMIT_MESSAGE (1 to MAXIMUM_NUMBER_OF_CANS)
    .FRAME_KIND
    .MESSAGE.IDENTIFIER_KIND
    .MESSAGE.IDENTIFIER
    .MESSAGE.NBYTES
    .MESSAGE.DATA (0..8)
TRANSMISSION_REQUEST (1 to MAXIMUM_NUMBER_OF_CANS)

```

- The interface signals driven by **CAN\_SYSTEM** :

```

TRANSMISSION_REQUEST_STATUS (1 to MAXIMUM_NUMBER_OF_CANS)
RECEIVED_MESSAGE (1 to MAXIMUM_NUMBER_OF_CANS)
    .FRAME_KIND
    .MESSAGE.IDENTIFIER_KIND
    .MESSAGE.IDENTIFIER
    .MESSAGE.NBYTES
    .MESSAGE.DATA (0..8)

```

These signals (elements of the arrays referencing the CAN nodes in **CAN\_SYSTEM**) implement the following functionality:

- RESET** is the system reset.
- BIT\_TIMING\_CONFIGURATION** defines the CAN bit time.
- BUS\_INTERFERENCE** can force the **RECEIVE\_DATA** output of an instance of **BUS\_INTERFACE** to a certain state.
- TRANSMIT\_MESSAGE** defines a message to be transmitted by the labelled CAN node.
- If **TRANSMISSION\_REQUEST** is true, the labelled CAN node is requested to transmit a message.
- TRANSMISSION\_REQUEST\_STATUS** shows the processing of a requested transmission.
- RECEIVED\_MESSAGE** is the contents of the last message received by the labelled CAN node.
- The generic parameter **MODEL\_LABEL** distinguishes the different instances of **CAN\_INTERFACE** inside **CAN\_SYSTEM**. Valid values for **MODEL\_LABEL** are 0 to **MAXIMUM\_NUMBER\_OF\_CANS**. **MODEL\_LABEL = 0** is always used for that instance of the implementation that is to be verified by comparing its function with the function of the reference model working in parallel. That implementation's input is a copy of the input of the compared reference model.

For details of the constants and of the type declarations see packages **definitions.vhd** and **trace\_package.vhd**.

## 4.2 CAN\_SYSTEM

**CAN\_SYSTEM** comprises the complete CAN environment to be simulated, its function is described by the architecture **FLEXIBLE** (see figure 2). This is a structural architecture, connecting the CAN model to be verified with a flexible number of Reference CAN Model nodes, interacting via the CAN bus. It is used, in different configurations, for all protocol test programs. The ports of the entity **CAN\_SYSTEM** are described in section 4.1.

The architecture **FLEXIBLE** of **CAN\_SYSTEM** instantiates components defined by the following entities :

**BUS\_INTERFACE**

**CAN\_INTERFACE**

These entities and their architectures are described in section 4.3 and section 4.4.




Figure 2 architecture **FLEXIBLE** of **CAN\_SYSTEM**.

The generic parameter **MODEL\_LABEL** of **CAN\_INTERFACE** is used to distinguish between the different instances of **CAN\_INTERFACE**. The generic parameters **CLOCK\_PERIOD** and **RX\_DELAY** (associated with their actual values in the testbench's configuration) define the timing of the instantiated components. For each instance of **CAN\_INTERFACE**, there is one instance of **BUS\_INTERFACE** (component **DRIVER**) and one element of the array of interface signals.

In the architecture **FLEXIBLE**, **CAN\_SYSTEM** contains at least one instance of **CAN\_INTERFACE** (component **CHECK1**) and a flexible number of additional instances of **CAN\_INTERFACE** (component **REFERENCE\_MODEL**). The actual number of nodes connected to the CAN bus is determined by the generic parameter **NUMBER\_OF\_CAN\_NODES** of **CAN\_SYSTEM** ( $n = \text{NUMBER\_OF\_CAN\_NODES} - 1$ ). This generic parameter is defined by a configuration of **PROTOCOL\_TESTBENCH**.

The following architectures are available for **CAN\_INTERFACE** : **COMPARE**, **REFERENCE**, **EXAMPLE**, and **BAD\_EXAMPLE**. Which CAN model architecture or configuration is associated with component **CHECK1** or with the components **REFERENCE\_MODEL** is defined by a configuration of **CAN\_SYSTEM**.

Only one architecture is available for **BUS\_INTERFACE** : **BEHAVIOUR** (see section 4.3).

For other applications beyond the CAN protocol verification, additional **CAN\_SYSTEM** architectures and configurations can be defined.

#### 4.2.1 configuration SYS\_I of CAN\_SYSTEM

This configuration is designed to simulate an implementation's model (configuration **IMPLEMENTATION**) together with a Reference CAN Model node (architecture **REFERENCE**) running in parallel inside component **CHECK1** (architecture **COMPARE**) while optional additional Reference CAN Model nodes provide CAN communication to the implementation. All test programs described in section 3.2 use this configuration, but with different numbers of CAN nodes :

```

NUMBER_OF_CAN_NODES = 1 :  btl           idle           txarb

NUMBER_OF_CAN_NODES = 2:  biterror      crc           dlc
                          emlcount      extd_id      formerr
                          overload      stuff bit      stufferr

NUMBER_OF_CAN_NODES = 3:  baudrate

```

The architectures and configurations of **CAN\_INTERFACE**, which are used here, are described in section 4.4.1 (architecture **COMPARE**), in section 4.4.2 (architecture **REFERENCE**), and in section 4.4.3 (configuration **IMPLEMENTATION**).

#### 4.2.2 configuration SYS\_E of CAN\_SYSTEM

This configuration is the same as **SYS\_I**, with only one exception : Instead of an instance of **CONFIGURATION\_IMPLEMENTATION** of architecture **REFERENCE**, an instance of configuration **CONFIGURATION\_EXAMPLE** of architecture **EXAMPLE** is running in parallel with a Reference CAN Model node inside component **CHECK1** (architecture **COMPARE**).

The configuration **CONFIGURATION\_EXAMPLE** of architecture **EXAMPLE** of **CAN\_INTERFACE**, which is used here, is described in section 4.4.4.

#### 4.2.3 configuration SYS\_B of CAN\_SYSTEM

This configuration is the same as **SYS\_E**, with only one exception : Instead of an instance of configuration **CONFIGURATION\_EXAMPLE** of architecture **EXAMPLE**, an instance of configuration **CONFIGURATION\_BUGGY** of architecture **EXAMPLE** is running in parallel with a Reference CAN Model node inside component **CHECK1** (architecture **COMPARE**).

The configuration **CONFIGURATION\_BUGGY** of architecture **EXAMPLE** of **CAN\_INTERFACE**, which is used here, is described in section 4.4.5.

#### 4.2.4 configuration SYS\_R of CAN\_SYSTEM

In this configuration, only architecture **REFERENCE** is used for all instances of **CAN\_INTERFACE**. This configuration, not depending on any implementation's model, is intended for the development of test programs (see section 5.3).

### 4.3 BUS\_INTERFACE

**BUS\_INTERFACE** is used to connect an instance of **CAN\_INTERFACE** to the **CAN\_BUS**.

The entity has the following ports :

generic	<b>TX_DOMINANT_DELAY</b>	delay when driving a dominant bit to the CAN bus
generic	<b>TX_RECESSIVE_DELAY</b>	delay when driving a recessive bit to the CAN bus
generic	<b>RX_DELAY</b>	delay when receiving a bit from the CAN bus
in	<b>RESET</b>	
inout	<b>CAN_BUS</b>	model of a CAN bus, may be dominant or recessive
in	<b>BUS_INTERFERENCE</b>	forces <b>RECEIVE_DATA</b> to specific values
out	<b>RECEIVE_DATA</b>	output to <b>CAN_INTERFACE</b>
in	<b>TRANSMIT_DATA</b>	input from <b>CAN_INTERFACE</b>

In the **CAN\_SYSTEM**, the physical layer of the CAN bus is represented by a single bus line which can be driven to the values **RECESSIVE** and **DOMINANT** by each of the instances of **BUS\_INTERFACE** connected to **CAN\_BUS**. The resolution function used for **CAN\_BUS** ensures that a single dominant level will override all recessive levels.

Only one architecture exists for **BUS\_INTERFACE**, named **BEHAVIOUR**.

In **BEHAVIOUR**, the state of signal **TRANSMIT\_DATA** is converted to a dominant level (if it is '0') or a recessive level (if it is '1') on the **CAN\_BUS**. An assertion of severity error checks whether **TRANSMIT\_DATA** has a value different from '0' or '1'.

**RECEIVE\_DATA** depends on the state of **CAN\_BUS** and on the state of **BUS\_INTERFERENCE**. If **BUS\_INTERFERENCE** is **NONE**, a dominant level on **CAN\_BUS** will be read as '0' and a recessive level will be read as '1'.

If **BUS\_INTERFERENCE** is set to **BIT\_ERROR**, a dominant level on **CAN\_BUS** will be read as '1' and a recessive level will be read as '0'.

With **BUS\_INTERFERENCE** set to **STUCK\_AT\_RECESSIVE**, **RECEIVE\_DATA** will always be '1'.

With **BUS\_INTERFERENCE** set to **STUCK\_AT\_DOMINANT**, **RECEIVE\_DATA** will always be '0'.

The generic delay parameters are provided as an option for the simulation of CAN bus systems. In the configurations for the simulation of the protocol test programs, no configuration of **CAN\_SYSTEM** assigns actual parameters to the generic delay parameters of **BUS\_INTERFACE**, so in all instances they remain at their default values of 0 ns.

If a particular implementation requires another kind of physical layer, architecture **BEHAVIOUR** may be replaced in the configurations of **CAN\_SYSTEM**.

## 4.4 CAN\_INTERFACE

The entity **CAN\_INTERFACE** is designed as a CAN Protocol Controller, which is connected to the CAN bus by a **BUS\_INTERFACE** and to the message memory by the signals **RECEIVED\_MESSAGE** and **TRANSMIT\_MESSAGE**.

The entity has the following ports :

generic	<b>MODEL_LABEL</b>	Each component of this entity has a particular name
generic	<b>CLOCK_PERIOD</b>	is an array of the base time units of the <b>CAN_SYSTEM</b>
generic	<b>RX_DELAY</b>	used to synchronize Reference and Implementation
generic	<b>GET_RECEIVE_ERROR_COUNTER_FROM_MODEL_0</b>	optional, only for protocol check
in	<b>RESET</b>	restores the initial state of the entity
in	<b>RECEIVE_DATA</b>	is the data input from <b>BUS_INTERFACE</b>
out	<b>TRANSMIT_DATA</b>	is the data output to <b>BUS_INTERFACE</b>
in	<b>BIT_TIMING_CONFIGURATION</b>	is the definition for the CAN bus bit time
out	<b>RECEIVED_MESSAGE</b>	is the last received message
in	<b>TRANSMISSION_REQUEST</b>	if true, the CAN node is required to transmit
in	<b>TRANSMIT_MESSAGE</b>	is the message to be transmitted
out	<b>TRANSMISSION_REQUEST_STATUS</b>	shows the processing of a requested transmission

The functionality of a certain instance of **CAN\_INTERFACE** depends on the architecture which is associated to that instance in a configuration.

The following architectures and configurations are available for **CAN\_INTERFACE** :

<b>COMPARE</b>	compares implementation's model with reference model during simulation
<b>REFERENCE</b>	reference model of a CAN Protocol Controller
<b>IMPLEMENTATION</b>	model of user's implementation, currently substituted by <b>REFERENCE</b>
<b>EXAMPLE</b>	example of a CAN module, including message memory and CPU interface
<b>BAD_EXAMPLE</b>	example of a buggy CAN Protocol Controller

The architectures **COMPARE** and **REFERENCE** are fundamental parts of the CAN protocol testbench and should not be modified.

The architecture **IMPLEMENTATION** is a proxy for the user's implementation model that is to be verified by the Reference CAN Model node. Since **IMPLEMENTATION** is not part of the Reference CAN Model, the configuration **CONFIGURATION\_IMPLEMENTATION** currently associates the architecture **REFERENCE** whenever the **IMPLEMENTATION** is instantiated.

The architecture **EXAMPLE** describes an entire CAN module, including CAN Protocol Controller, message memory, and CPU interface, linked together in **CONFIGURATION\_EXAMPLE**. It is intended as an example how to integrate the user's implementation model into the Reference CAN Model.

The architecture **BAD\_EXAMPLE** describes a buggy CAN Protocol Controller. The configuration **CONFIGURATION\_BUGGY** links this buggy CAN Protocol Controller into the architecture **EXAMPLE**, resulting in a buggy CAN module. The simulation of this buggy module, running in parallel to the architecture **REFERENCE** inside the architecture **COMPARE** shows how the test programs of the Reference CAN Model detect CAN protocol errors.

Besides the entity's port signals, the protocol check requires additional internal information on internal signals of the architectures of **CAN\_INTERFACE**. These internal signals cannot be accessed directly. Therefore, the architectures are provided with a set of global signals **BOND\_OUT** of the record type **BOND\_OUT\_TYPE**, as defined in package **trace\_package.vhd**. **BOND\_OUT** is an array of records, each architecture drives only elements of **BOND\_OUT(MODEL\_LABEL)**. In the model of the user's

implementation, the **BOND\_OUT** signals (see section 5.1) are to be excluded from synthesis, they are intended for the verification simulation only.

#### 4.4.1 architecture COMPARE

The architecture **COMPARE** of **CAN\_INTERFACE** is a structural architecture as shown in figure 3. It consists of the components **IMPLEMENTATION**, **REFERENCE** (both referencing entity **CAN\_INTERFACE**), and of the component **PROTOCOL\_CHECK** (referencing entity **CHECKER**).




Figure 3 architecture **COMPARE** of **CAN\_INTERFACE**.

The **IMPLEMENTATION** is running in parallel to the **REFERENCE**, meaning they get the same inputs and should generate the same outputs. During a simulation, some of the **BOND\_OUT** signals and the **TRANSMIT\_DATA** and **RECEIVED\_MESSAGE** port signals of the implementation's model and of the Reference CAN Model node are compared by **PROTOCOL\_CHECK**. The **BOND\_OUT** signals are not part of **CAN\_INTERFACE**'s port map list, they are global signals declared in package **trace\_package.vhd**. Inside **CAN\_INTERFACE**'s architectures, the values of certain internal signals or variables are assigned to corresponding **BOND\_OUT** signals, making that values externally visible, see also section 5.1.

In case of a difference in that signals, the checker will indicate this difference by a report of severity error as a CAN protocol error. The functionality of **CHECKER** is described in section 4.4.1.1.

The **TRANSMIT\_DATA** output of **COMPARE** is the **TRANSMIT\_DATA** output of **IMPLEMENTATION**. The **TRANSMIT\_DATA** output of **REFERENCE** is only used by the checker and is not visible outside this architecture.

The **RECEIVE\_DATA** input of **COMPARE** is connected directly to the **RECEIVE\_DATA** input of **IMPLEMENTATION**. The generic parameter **RX\_DELAY** is an input delay factor, to be multiplied with the implementation model's clock period. The **RECEIVE\_DATA** input of **REFERENCE** is delayed in order to compensate the delay time caused by the synchronization of the **RECEIVE\_DATA** input to the implementation model's clock.

The **TRANSMISSION\_REQUEST** input of **REFERENCE** is connected to **BOND\_OUT(0).TXRQST**. This global signal is set by the implementation under test to assure that the RefCAN running in parallel always starts the transmission synchronously to the implementation (see also section 4.5.3).

Only one instance of **CAN\_INTERFACE** in a **CAN\_SYSTEM** may be associated with architecture **COMPARE**.

Which implementation's model (**CONFIGURATION\_IMPLEMENTATION**, **CONFIGURATION\_EXAMPLE**, or **CONFIGURATION\_BUGGY**) is compared to **REFERENCE** is defined by a configuration of **PROTOCOL\_TESTBENCH**, **REFERENCE** is always associated with architecture **REFERENCE**.

#### 4.4.1.1 CHECKER

**CHECKER** compares **BOND\_OUT** signals and the **TRANSMIT\_DATA** and **RECEIVED\_MESSAGE** port signals of an implementation under test (IUT) with the corresponding signals of the Reference CAN Model node simulated in parallel and notifies differences as CAN protocol errors.

Entity **CHECKER** is instantiated as a component of architecture **COMPARE** of **CAN\_INTERFACE**. Its functionality is implemented in the architecture **BEHAVIOUR** of **CHECKER**.

The elements of the **BOND\_OUT** global signal record used by **CHECKER** are the following:

```
BOND_OUT(MODEL_LABEL)
    .BUSMON
    .TRANSMIT_ERROR_COUNTER
    .RECEIVE_ERROR_COUNTER
    .BUSOFF
```

The **MODEL\_LABEL** is 0 for the implementation and in the range of 1 to **MAXIMUM\_NUMBER\_OF\_CANS** for the Reference CAN Model nodes. The global signals are defined in package **trace\_package.vhd**.

**BUSMON** reflects the state of **RECEIVE\_DATA** at the last sample point. **TRANSMIT\_ERROR\_COUNTER** and **RECEIVE\_ERROR\_COUNTER** monitor the state of the two error counters. **BUSOFF** is '1' when the transmit error counter has reached 256.






Figure 4 Tolerable phase shifts between compared signals (example for **TRANSMIT\_DATA**).

After **RESET**, **CHECKER** remains passive as long as the CAN bus remains in the recessive state. **CHECKER** is activated when the IUT sampled the first dominant bit after the start of the simulation. If it detects a difference between the relevant signals of the IUT and of the Reference CAN Model node, an assertion will cause a report of severity error, documenting the CAN protocol error.

In order to compensate for a possible phase difference between the clocks of the IUT and the Reference CAN Model node, the signals of the IUT and the Reference CAN Model node are compared not directly, but with the help of some intermediate signals, so that small phase differences between the signals are tolerated.

The IUT is required to follow the Reference CAN Model node within the time window defined by signals **MIN** and **MAX**. This allows phase shifts to be tolerated if the edges of the compared signals lie within this time window (see figure 4). The limits for the tolerable phase shift are  $\text{MAX} = (\text{Time Quanta}) / 2 = -\text{MIN}$ .

If an edge appears at **TRANSMIT\_DATA\_R**, the transmit data output of the Reference CAN Model node, the **TRANSMIT\_DATA\_R\_STABLE** signal is set to false for  $-\text{MIN} + \text{MAX}$ . After this time it returns to true.

If an edge appears at **TRANSMIT\_DATA\_I**, the transmit data output of the IUT, the edge of signal **TRANSMIT\_DATA\_I\_DELAYED** is generated from **TRANSMIT\_DATA\_I** by delaying it for  $|\text{MIN}|$ .

**CHECKER** compares the Reference CAN Model node signals with the delayed signals of the IUT while the Reference CAN Model node signals are stable. In the example of figure 4, **TRANSMIT\_DATA\_R** is compared with **TRANSMIT\_DATA\_I\_DELAYED** while **TRANSMIT\_DATA\_R\_STABLE** is true (outside the shaded area). If the phase shift between the edges is so small that the edges of the delayed signals lie within the shaded areas, the signals of the IUT and of the Reference CAN Model node will be regarded as identical.

In Case #1 the transmit data output **TRANSMIT\_DATA\_I** of the IUT changes after the transmit data output **TRANSMIT\_DATA\_R** of the Reference CAN Model node. In Case #2 the transmit data output **TRANSMIT\_DATA\_I** of the IUT changes before the transmit data output **TRANSMIT\_DATA\_R** of the Reference CAN Model node. In both cases the phase shift can be tolerated because the generated signal **TRANSMIT\_DATA\_I\_DELAYED** lies inside the shaded area.

If the phase difference of the edges of the compared signals is greater than  $|\text{MIN}|$ , an error in the implementation is assumed. An assertion report shows which signal causes the CAN protocol error.

The same phase compensation is used for the other compared signals with the exception of the error counters. The error counters are compared at the sample point only. If the receive error counter reaches the error passive level, **CHECKER** only verifies that both receive error counters are above the error passive limit (127), their actual values are not compared. When the receive error counters are decremented again, finishing error passive, they are set to a value in the range of 119 to 127. The Reference CAN Model node adjusts itself to the value of the implementation's receive error counter (see section 4.4.2.7).

At the reception of a message, **CHECKER** compares the **RECEIVED\_MESSAGE** port signals of implementation and Reference CAN Model. The comparison is done at the implementation's **RECEIVED\_MESSAGE** events rather than the reference model's in order to allow implementations with a hardware acceptance filtering that do not accept certain messages of the reference testbench. In case of restricted implementations, only that part of the message that is inside the restriction is checked.

#### 4.4.2 architecture REFERENCE

This architecture implements the functionality of a CAN controller as defined by **CAN Specification Revision 2.0 Part A and B**. It is used to check an user-written implementation using the test programs described in section 3.2.




Figure 5 architecture REFERENCE of CAN\_INTERFACE.

The Reference CAN Model architecture shown in figure 5 consists of the following processes:

OSCILLATOR  
PRESCALER  
BIT\_TIMING  
BIT\_STREAM\_PROCESSOR  
REQUEST\_STATUS  
TRACE\_MESSAGE  
TRACING

The functions implemented in these processes are described in the following subsections.

#### 4.4.2.1 process OSCILLATOR

Generates the clock signal **CLOCK**, which is input to process **TIME\_QUANTA\_CLOCK**. **CLOCK** is based on the generic parameter **CLOCK\_PERIOD** and has a phase shift of **MODEL\_LABEL** • 1 ns. The phase shift assures that the different instances of the reference model are evaluated in an explicit sequence.

#### 4.4.2.2 process PRESCALER

The **TIME\_QUANTA\_CLOCK** is derived from **CLOCK** by dividing it by the prescaler value **BIT\_TIMING\_CONFIGURATION.PRESCALER**. The **TIME\_QUANTA\_CLOCK** is the clock input for process **BIT\_TIMING**.

#### 4.4.2.3 process BIT\_TIMING

##### 4.4.2.3.1 Overview

This process controls bit timing and synchronization, samples the **RECEIVE\_DATA** input, and drives the **TRANSMIT\_DATA** output.

The signals below are input to process **BIT\_TIMING**:

RESET  
TIME\_QUANTA\_CLOCK  
BIT\_TIMING\_CONFIGURATION  
    .PRESCALER  
    .PROPROPAGATION\_SEGMENT  
    .PHASE\_BUFFER\_SEGMENT\_1  
    .RESYNCHRONISATION\_JUMP\_WIDTH  
    .INFORMATION\_PROCESSING\_TIME  
RECEIVE\_DATA  
HARD\_SYNC\_ENABLE  
BUS\_DRIVE

The following signals are output of process **BIT\_TIMING**:

BUSMON  
SAMPLE\_POINT  
TRANSMIT\_DATA  
BOND\_OUT(MODEL\_LABEL).BUSMON  
BOND\_OUT(MODEL\_LABEL).TRANSMIT\_POINT

The **BOND\_OUT** Signals are defined in package **trace\_package.vhd**. They are used by **CHECKER** as described in section 4.4.1.1. The generic **MODEL\_LABEL** is used to address a certain instance of **CAN\_INTERFACE**.

#### 4.4.2.3.2 Structure of process **BIT\_TIMING**

In the following paragraph the flow of process **BIT\_TIMING** as shown in figure 6 is explained.

**BIT\_TIMING:** (RESET, BIT\_TIMING\_CONFIGURATION, TIME\_QUANTA\_CLOCK)

**if** RESET **then**

    Initialize signals and variables

**end if;**

**if** BIT\_TIMING\_CONFIGURATION'event **or** (RESET'event **and not** RESET) **then**

    Recalculation of quasi constants:

    sample point

    Phase Buffer Segment 2

    Number of time quanta in a bit time

**end if;**

**if** TIME\_QUANTA\_CLOCK'event **and** TIME\_QUANTA\_CLOCK = '1' **then**

    Control of bit timing and bus line:

    Sample bus line

    Drive bus line

    Hard Synchronization and Resynchronization

**end if;**

Figure 6 Process flow of **BIT\_TIMING**.

The process is sensitive to signals **RESET**, **TIME\_QUANTA\_CLOCK** and the signals of **BIT\_TIMING\_CONFIGURATION**. Whenever one of these signals has an event the process is evaluated.

When **RESET** is active **TRANSMIT\_DATA** is set to '1' (recessive) and **SAMPLE\_POINT** is set to '0' (inactive). In addition some local variables are set to their default values.

After **RESET**, and whenever one of the signals of **BIT\_TIMING\_CONFIGURATION** has an event, the quasi constants for Phase Buffer Segment 2 (**PHASE\_BUFFER\_SEGMENT\_2**), sample point (**SAMPLE**, **SAMPLE\_I**), and the number of time quanta in a bit time (**NTQ**, **NTQ\_I**) are calculated. **SAMPLE\_I** and **NTQ\_I** are used for temporary storage during synchronization.

On each rising edge of **TIME\_QUANTA\_CLOCK** the following actions are performed:

- The time quanta counter is incremented.
- The difference **DIFF** of the actual value of the time quanta counter (**COUNT**) and the sample point (**SAMPLE\_I**) is calculated. This variable is used when resynchronizing to determine whether **TRANSMIT\_POINT** should be set or not.
- Signals **SAMPLE\_POINT** and **TRANSMIT\_POINT** are reset one time quanta after they have gone active.
- The **PHASE\_ERROR** is calculated. Figure 7 shows the relation between bit timing and phase error.
- The number of time quanta (**DELTA**) by which Phase Buffer Segment 1 is lengthened respectively Phase Buffer Segment 2 is shortened is calculated as the minimum of the actual **PHASE\_ERROR** and the value of **RESYNCHRONIZATION\_JUMP\_WIDTH**.

- During each bit time there is the possibility to synchronize on a recessive to dominant edge at the **RECEIVE\_DATA** input. This can be done by a Hard Synchronization or by a Resynchronization. Each synchronization resets the **SYNC\_ENABLE** flag to guarantee that only one synchronization per bit time is performed.
- At the end of a bit time the time quanta counter is reset (**COUNT** = 0), **TRANSMIT\_POINT** is set and the **TRANSMIT\_DATA** output gets the actual value of **BUS\_DRIVE**.
- If the time quanta counter equals **SAMPLE\_I** the signal **SAMPLE\_POINT** is set to '1' and the output signal **BUSMON** gets the value of **RECEIVE\_DATA**. Therefore **BUSMON** shows the sampled input data stream. In addition the **SYNC\_ENABLE** flag is set true to enable synchronization.

For details of the VHDL coding see file **can\_interface\_reference.vhd**.




Figure 7 Bit Timing and Phase Error.

#### 4.4.2.3.3 Synchronization

During each bit time there is the possibility to synchronize on a recessive to dominant edge at the **RECEIVE\_DATA** input. This can be done by a Hard Synchronization or by Resynchronization. Synchronization will only be done when the last sampled bus value was recessive (i.e. **BUSMON** = '1'). This is necessary to avoid synchronizing on spikes on the bus line. The conditions for synchronization are dependent whether the node is receiver or transmitter.

For additional information about synchronization see also CAN Specification 2.0 Part A, B.

```
if RECEIVE_DATA = '0' and BUSMON = '1' and SYNC_ENABLE then

    SYNC_ENABLE := false;

    if HARD_SYNC_ENABLE = '1' then
        Hard Synchronization
    end if;

    elsif HARD_SYNC_ENABLE = '0' and BUS_DRIVE = '1' then
        Resynchronization when Receiver
    end if;

    elsif HARD_SYNC_ENABLE = '0' and PHASE_ERROR <= 0 then
        Resynchronization when Transmitter
    end if;

end if;
```

Figure 8 Synchronization flow.

### Hard Synchronization

When the CAN node is in Bus\_Idle state, the signal **HARD\_SYNC\_ENABLE** is set true by the **BIT\_STREAM\_PROCESSOR**. Now a recessive to dominant edge on the bus will cause a Hard Synchronization provided that the last sampled value was recessive.

When the node is receiver and a recessive to dominant edge is detected the value of the time quanta counter is set to one (**COUNT** = 1) and a new bit time starts.

If the node is transmitting a dominant bit, Hard Synchronization can only occur when **PHASE\_ERROR** < 0.

The generation of **TRANSMIT\_POINT** is done only if the detected edge lies Information Processing Time after the sample point (see figure 7).

```
if HARD_SYNC_ENABLE = '1' then
```

```
    Transmitter: Synchronize only if edge after sample point
```

```
    if BUS_DRIVE = '1' or COUNT > SAMPLE_I then
```

```
        COUNT = 1;
```

```
    end if;
```

```
    Generation of TRANSMIT_POINT only if edge lies
```

```
    Information Processing Time after sample point
```

```
    if DIFF >=
```

```
    BIT_TIMING_CONFIGURATION.INFORMATION_PROCESSING_TIME then
```

```
        TRANSMIT_POINT <= true;
```

```
        TX_DATA <= BUS_DRIVE;
```

```
    end if;
```

Figure 9 Hard Synchronization on recessive to dominant edge.

### Resynchronization

When a reception or transmission is in progress there is the possibility to resynchronize on recessive to dominant edges on the CAN bus. There are two cases for Resynchronization depending if the node is receiver or transmitter.

#### Node is Receiver

If the node is receiver there will be Resynchronization on each recessive to dominant edge provided the value of **BUSMON** is '1'.

If the edge lies between Synchronisation Segment and sample point (**PHASE\_ERROR** > 0) the Phase Buffer Segment 1 is lengthened by a number of time quanta less or equal the resynchronization jump width. This is done by shifting the sample point (**SAMPLE\_I**) and the end of bit time (**NTQ\_I**) by **DELTA** time quanta.

If the edge lies between sample point and the next Synchronization Segment (**PHASE\_ERROR** < 0) the Phase Buffer Segment 2 is shortened in the following way:

When the distance of the detected edge from the next Synchronization Segment is less than the resynchronization jump width, the time quanta counter is set to one (**COUNT** = 1) and a new bit time is started. Else the number of time quanta for this bit time (**NTQ\_I**) is decremented by **DELTA**.

The generation of **TRANSMIT\_POINT** is done only if the detected edge lies Information Processing Time after the sample point.



```

elsif HARD_SYNC_ENABLE = '0' and BUS_DRIVE = '1' then

    Edge between SyncSeg and sample point:
    Lengthen Phase Buffer Segment 1
    if PHASE_ERROR > 0 then
        SAMPLE_I := SAMPLE_I + DELTA;
        NTQ_I := NTQ_I + DELTA;

    Edge between sample point and next SyncSeg:
    Shorten Phase Buffer Segment 2
    elsif PHASE_ERROR <= 0 then
        if COUNT > (NTQ_I -
        BIT_TIMING_CONFIGURATION.RESYNCHRONIZATION_JUMP_WIDTH) then
            COUNT = 1;
            Generation of TRANSMIT_POINT only if edge lies
            Information Processing Time after sample point
            if DIFF >=
            BIT_TIMING_CONFIGURATION.INFORMATION_PROCESSING_TIME then
                TRANSMIT_POINT <= true;
                TX_DATA <= BUS_DRIVE;
            end if;
        else
            NTQ_I := NTQ_I + DELTA;
        end if;
    end if;

```

Figure 10 Resynchronization, Node = Receiver.

### Node is Transmitter

If the node is transmitter there will only be a Resynchronization on a recessive to dominant edge if the edge lies between the sample point and the next Synchronisation Segment (**PHASE\_ERROR** < 0). Phase Buffer Segment 2 is shortened by a number of time quanta less or equal the resynchronization jump width.

If the distance of the detected edge from the next Synchronization Segment is less than the resynchronization jump width, the time quanta counter is set to one (**COUNT** = 1) and a new bit time is started. Else the number of time quanta for this bit time (**NTQ\_I**) is decremented by **DELTA**.

The generation of **TRANSMIT\_POINT** is done only if the detected edge lies Information Processing Time after the sample point.

```
elsif HARD_SYNC_ENABLE = '0' and PHASE_ERROR <= 0 then
```

```
    Edge between sample point and next SyncSeg:
```

```
    Shorten Phase Buffer Segment 2
```

```
    if COUNT > (NTQ_I -
```

```
        BIT_TIMING_CONFIGURATION.RESYNCHRONIZATION_JUMP_WIDTH) then
```

```
        COUNT = 1;
```

```
        Generation of TRANSMIT_POINT only if edge lies
```

```
        Information Processing Time after sample point
```

```
        if DIFF >=
```

```
        BIT_TIMING_CONFIGURATION.INFORMATION_PROCESSING_TIME then
```

```
            TRANSMIT_POINT <= true;
```

```
            TX_DATA <= BUS_DRIVE;
```

```
        end if;
```

```
    else
```

```
        NTQ_I := NTQ_I + DELTA;
```

```
    end if;
```

```
end if;
```

Figure 11 Resynchronization, Node = Transmitter.

#### 4.4.2.4 process BIT\_STREAM\_PROCESSOR

##### 4.4.2.4.1 Overview

The BIT\_STREAM\_PROCESSOR generates and receives the bit stream.

Input signals of process BIT\_STREAM\_PROCESSOR:

```
RESET
PROCESS_BIT
RECEIVE_DATA
BIT_ERROR
TRANSMISSION_REQUEST
TRANSMIT_MESSAGE
  .FRAME_KIND
  .MESSAGE.IDENTIFIER_KIND
  .MESSAGE.IDENTIFIER
  .MESSAGE.NBYTES
  .MESSAGE.DATA
ADJUST_ERROR_COUNTERS
```

Functional output signals of process BIT\_STREAM\_PROCESSOR:

```
BUS_DRIVE
HARD_SYNC_ENABLE
TRANSMISSION_REQUEST_STATUS
RECEIVED_MESSAGE
  .FRAME_KIND
  .MESSAGE.IDENTIFIER_KIND
  .MESSAGE.IDENTIFIER
  .MESSAGE.NBYTES
  .MESSAGE.DATA
```

BOND\_OUT signals of process BIT\_STREAM\_PROCESSOR:

```
BOND_OUT(MODEL_LABEL).BUS_DRIVE
BOND_OUT(MODEL_LABEL).TRANSMIT_ERROR_COUNTER
BOND_OUT(MODEL_LABEL).RECEIVE_ERROR_COUNTER
BOND_OUT(MODEL_LABEL).TXRQST
BOND_OUT(MODEL_LABEL).FIELD
BOND_OUT(MODEL_LABEL).POSITION
BOND_OUT(MODEL_LABEL).STATUS
```

Trace output signals of process BIT\_STREAM\_PROCESSOR:

```
MESSAGE_OK
MESSAGE_RECEIVED
TX_REQUEST_STATUS
STUFF_BIT
PREVIOUS_POSITION
PREVIOUS_STATUS
PREVIOUS_FIELD
```

#### 4.4.2.4.2 Frame Format

**STATUS:** The actual state of a CAN node is described by **STATUS**. **STATUS** can have the values RESET, WAIT\_FOR\_BUS\_IDLE, IDLE, RECEIVING, TRANSMITTING, BUS\_OFF\_RECOVERY.

**FIELD:** Each bit of a CAN protocol frame can be referenced by its **FIELD** and **POSITION** inside the frame. **FIELD** is not equal to the field names in the CAN\_Specification. It is a group of bits with the same function. For example Identifier, Data\_Length\_Code or CRC\_Delimiter.

**POSITION:** Bit position inside a **FIELD**. The first bit has always the **POSITION** number 1.

The following paragraph lists all valid **FIELD** names. The number in brackets is the range of **POSITION**.

Not taking part in message transfer, not influencing the bus

```
Reset, [1...++]
Wait_For_Bus_Idle, [1...++]
Bus_Idle, [1...1+]
Bus_Off, [1...++]
```

Data\_Frame or Remote\_Frame

```
Start_Of_Frame, [1]
Identifier, [1...11]
SRR_Bit, [1]
IDE_Bit, [1]
Ex_Identifier, [1...18]
RTR_Bit, [1]
Reserved_Bits, [0...1]
Data_Length_Code, [1...4]
Data_Field, [1...8xNBytes] (only in Data Frames)
CRC_Sequence, [1...15]
CRC_Delimiter, [1]
ACK_Slot, [1]
ACK_Delimiter, [1]
End_Of_Frame, [1...7]
```

Error\_Frame

```
Active_Error_Flag, [1...6+]
Passive_Error_Flag, [1...6+]
Error_Delimiter, [2...8] (1st bit is last bit of Error Flag)
```

Overload\_Frame

```
Overload_Flag, [1...6+]
Overload_Delimiter, [2...8] (1st bit is last bit of Error Flag)
```

InterFrame\_Space

```
Intermission, [1...3]
Suspend_Transmission, [1...8]
```

Each of the fields Reset, Wait\_For\_Bus\_Idle, Bus\_Idle and Bus\_Off implies one special **STATUS**. For example Bus\_Idle points to IDLE and Bus\_Off points to BUS\_OFF\_RECOVERY. All other fields are linked with **STATUS** RECEIVING or TRANSMITTING.

In process **BIT\_STREAM\_PROCESSOR** Data\_Frame and Remote\_Frame (and all the fields in it) are calculated in own program sections separated in TRANSMITTING and RECEIVING. The Error\_Frame, the Overload\_Frame and the InterFrame\_Space are divided in the fields which are listed above, also separated in TRANSMITTING and RECEIVING **STATUS**.

#### 4.4.2.4.3 Structure of process BIT\_STREAM\_PROCESSOR

Figure 12 shows the structure of process `BIT_STREAM_PROCESSOR`. The parts of this process are described in the following section. See file `can_interface_reference.vhd` for details of the VHDL coding.

## BIT\_STREAM\_PROCESSOR

**if RESET then**

## INITIALIZATION

```
elseif PROCESS_BIT'event and PROCESS_BIT = '1' then
```

## TRACE assignments

## STUFF assignments

## ERROR STATUS assignments

### case STATUS of CAN Interface

**when** WAIT\_FOR\_BUS\_IDLE =>

**when IDLE =>**

**when RECEIVING =>**

**when TRANSMITTING =>**

**when** BUS\_OFF\_RECOVERY =>

**when others =>**

**end case**

```

elsif ADJUST_ERROR_COUNTERS'event and
        ADJUST_ERROR_COUNTERS = '1' then

```

### RECEIVE\_ERROR\_COUNTER adjustment assignments

**end if**

Figure 12 Structure of the BIT\_STREAM\_PROCESSOR process.

## INITIALIZATION

Local signals, variables and output signals are set to their default values.

## TRACE assignments

Some trace signals **PREVIOUS\_XXX** are set before the source signals are changed. **MESSAGE\_OK** is set to false. Its only true during the reception of the last bit of End of Frame. **CRC\_OK** is set to false. It can only be true during the reception of the recessive CRC Delimiter.

## STUFF assignments

The stuff variables **STUFF\_BIT** and **STUFF\_CONDITION** are assigned according to the values of **DOMINANT\_COUNTER**, **RECESSIVE\_COUNTER** and **STUFF\_ENABLE**. The signals **STUFF\_BIT** and **NEXT IS STUFF** are only used for tracing.

**ERROR\_STATUS assignments**

If **TRANSMIT\_ERROR\_COUNTER** and **RECEIVE\_ERROR\_COUNTER** are less than or equal to 127 the node is Error Active and **ERROR\_PASSIVE** is false.

**STATUS of CAN Interface**

Here the actual state of the CAN node is evaluated. **STATUS** is a signal of **CAN\_STATUS\_TYPE**. The five states (without RESET) are described in the next sections.

- **STATUS - BUS\_OFF\_RECOVERY**

The node waits for 128 occurrences of 11 consecutive recessive bits on the bus, with **HARD\_SYNC\_ENABLE** set to '1'. The **RECEIVE\_ERROR\_COUNTER** is used to count these 128 occurrences and the **POSITION** signal is used to count 11 consecutive bits. If a dominant bit occurs on the bus then **POSITION** is reset to 1. If the **RECEIVE\_ERROR\_COUNTER** is equal to 128 then **STATUS** is changed to IDLE, **TRANSMIT\_ERROR\_COUNTER** and **RECEIVE\_ERROR\_COUNTER** are cleared, **POSITION** is set to '1'.

- **STATUS - WAIT\_FOR\_BUS\_IDLE**

This is the first status after **RESET**. The node waits for 11 consecutive recessive bits which are counted with the **RECESSIVE\_COUNTER**, with **HARD\_SYNC\_ENABLE** set to '1'. If the node has monitored these 11 bits on the bus and **TRANSMISSION\_REQUEST** is true then **STATUS** is changed to TRANSMITTING. In the other case the status is changed to IDLE.

- **STATUS - IDLE**

The bus is now free and the node waits for a recessive to dominant edge on the bus which is interpreted as Start\_Of\_Frame. The node becomes receiver with setting **STATUS** to RECEIVING and **HARD\_SYNC\_ENABLE** to '0'. The **FIELD** of the next bit is Identifier and **STUFF\_ENABLE** is true because Start\_Of\_Frame is part of the stuffed area.

If no dominant bit appears on the bus the node waits for a **TRANSMISSION\_REQUEST** to become transmitter. Then **STATUS** is changed to TRANSMITTING. The **FIELD** of the next bit is Start\_Of\_Frame. **STUFF\_ENABLE** becomes true. **BUS\_DRIVE** is set to dominant (because of Start\_Of\_Frame) and **HARD\_SYNC\_ENABLE** will be set to '0'.

- **STATUS - RECEIVING**

The status RECEIVING is divided in 7 fields.

### Status is RECEIVING

```

case FIELD is
    when Active_Error_Flag =>
    when Passive_Error_Flag =>
    when Error_Delimiter =>
    when Overload_Flag =>
    when Overload_Delimiter =>
    when Intermission =>
    when others =>
end case

```

Figure 13 Structure of RECEIVING status.

#### **STATUS - RECEIVING: FIELD = Active\_Error\_Flag**

The receiver sends 6 dominant bits. If a bit error occurs during the Active\_Error\_Flag then a new Active\_Error\_Flag is sent and the **RECEIVE\_ERROR\_COUNTER** is incremented by 8. After the 6th bit, the Active\_Error\_Flag has finished and **BUS\_DRIVE** is set to '1'. The receiver monitors the bus and waits for a recessive bit to change **STATUS** to Error\_Delimiter. The first bit of Error\_Delimiter is recognized in the Active\_Error\_Flag, so the **POSITION** of Error\_Delimiter must be set to 2.

If the first bit after the Active\_Error\_Flag is monitored as dominant then the **RECEIVE\_ERROR\_COUNTER** is incremented by 8. The receiver accepts up to 7 dominant bits after the Active\_Error\_Flag. At the 8th consecutive dominant bit following the Active\_Error\_Flag and after each sequence of additional eight consecutive dominant bits the **RECEIVE\_ERROR\_COUNTER** is incremented by 8.

At each increment of the **RECEIVE\_ERROR\_COUNTER** during the Active\_Error\_Flag the error counter value is checked for ERROR\_PASSIVE.

#### **STATUS - RECEIVING: FIELD = Passive\_Error\_Flag**

The receiver waits for 6 consecutive bits on the bus (dominant or recessive). If a bit error and a transition from dominant to recessive or from recessive to dominant is monitored then **POSITION** is set to '1'. The node looks for a dominant bit after the first 6 bits of the Passive\_Error\_Flag. If this occurred then the **RECEIVE\_ERROR\_COUNTER** is incremented by 8. After the detection of 6 consecutive bits the **PASSIVE\_ERROR\_FLAG** has finished. The next recessive bit changes **STATUS** to Error\_Delimiter. The first bit of Error\_Delimiter is recognized in the Passive\_Error\_Flag, so the **POSITION** of Error\_Delimiter must be set to 2.

The receiver accepts up to 7 dominant bits after the 6 consecutive Passive\_Error\_Flag bits. At the 8th consecutive dominant bit following the Passive\_Error\_Flag and after each sequence of additional eight consecutive dominant bits the **RECEIVE\_ERROR\_COUNTER** is incremented by 8.

**STATUS - RECEIVING: FIELD = Error\_Delimiter**

The receiver sends 8 recessive bits on the bus. At the end of the delimiter, **FIELD** is changed to Intermission. If a dominant bit occurs during the delimiter bits 2 - 7, then the receiver detects a form error and sends an Error\_Flag (active or passive). The **RECEIVE\_ERROR\_COUNTER** is incremented by 1. If a dominant bit is monitored at the last delimiter bit then the receiver detects an overload condition and sends an Overload\_Flag. The first bit of the Error\_Delimiter is always recessive because it is necessary to detect the end of an Error\_Flag and to change the **FIELD** to Error\_Delimiter.

**STATUS - RECEIVING: FIELD = Overload\_Flag**

The Overload\_Flag has the same form like the Active\_Error\_Flag. The error actions and conditions during the flag are almost identical. The only difference is that a dominant bit at the first bit after the Overload\_Flag does not change the **RECEIVE\_ERROR\_COUNTER**.

**STATUS - RECEIVING: FIELD = Overload\_Delimiter**

The Overload\_Delimiter has the same form as the Error\_Delimiter. The error actions and conditions during the delimiter are identical.

**STATUS - RECEIVING: FIELD = Intermission**

A dominant bit during the first or the second bit of Intermission is interpreted as overload condition and the receiver sends an Overload\_Flag. If the 3rd Intermission bit is monitored as dominant the receiver interprets this as Start\_Of\_Frame. If then **TRANSMISSION\_REQUEST** is true, the receiver becomes transmitter and a new transmission is started (beginning with Identifier), or if **TRANSMISSION\_REQUEST** is false the receiver receives another frame (next bit is Identifier). At a recessive bit at the 3rd Intermission bit the receiver becomes transmitter and starts sending a new frame if **TRANSMISSION\_REQUEST** is true (beginning with Start\_Of\_Frame) or changes the **STATUS** to IDLE.

**STATUS - RECEIVING: FIELD = others**

The field "others" contains the reception of a data frame from the field Start\_Of\_Frame to End\_Of\_Frame and is divided in two main parts.

In the first part the actual bit is not a stuff bit. The **Identifier\_KIND** (STANDARD/EXTENDED), **FRAME\_KIND** (DATA/REMOTE), **NBYTES** (Data Length Code) and the maximum number of bits in the frame are calculated. Then the items end of stuffed area, checksum, ACK bit, form error at ACK\_Delimiter and form error at End\_Of\_Frame are tested. After receiving a recessive bit at the last position of End\_Of\_Frame the received message (**RX\_MESSAGE**) is calculated and the node changes **FIELD** to Intermission.

If during the reception the next expected bit is a stuff bit then **POSITION** is not incremented and the **FIELD** signal is not calculated because a stuff bit has the same **POSITION** and **FIELD** value as the preceding message bit.

In the second part the actual bit is a stuff bit. **POSITION** is incremented and **FIELD** is updated for the next bit. If a stuff error happened an error frame is sent.



- **STATUS - TRANSMITTING**

The status TRANSMITTING is divided in 8 fields.

### Status is TRANSMITTING

```

case FIELD is
    when Active_Error_Flag =>
    when Passive_Error_Flag =>
    when Error_Delimiter =>
    when Overload_Flag =>
    when Overload_Delimiter =>
    when Intermission =>
    when Suspend_Transmission =>
    when others =>

end case

```

Figure 14 Structure of TRANSMITTING status.

#### **STATUS - TRANSMITTING: FIELD = Active\_Error\_Flag**

The transmitter sends 6 dominant bits. If a bit error occurs during the Active\_Error\_Flag then a new Active\_Error\_Flag is sent and the **TRANSMIT\_ERROR\_COUNTER** is incremented by 8. After the 6th bit, the Active\_Error\_Flag has finished and **BUS\_DRIVE** is set to '1'. The transmitter monitors the bus and waits for a recessive bit to change the **STATUS** to Error\_Delimiter. The first bit of delimiter is recognized in the Active\_Error\_Flag, so the **POSITION** of delimiter must be set to 2.

The transmitter accepts up to 7 dominant bits after the Active\_Error\_Flag. At the 8th consecutive dominant bit following the Active\_Error\_Flag and after each sequence of additional eight consecutive dominant bits the **TRANSMIT\_ERROR\_COUNTER** is incremented by 8.

At each increment of the **TRANSMIT\_ERROR\_COUNTER** during the Active\_Error\_Flag the counter value is checked for ERROR\_PASSIVE and Bus Off.

#### **STATUS - TRANSMITTING: FIELD = Passive\_Error\_Flag**

First the node looks for a dominant bit during the first 6 Passive\_Error\_Flag bits. If an ACK error has occurred before ACK\_Slot then the **TRANSMIT\_ERROR\_COUNTER** is incremented by 8. Next the transmitter waits for 6 consecutive bits on the bus (dominant or recessive). If a bit error and a transition from dominant to recessive or from recessive to dominant is monitored then **POSITION** is set to '1'. After the detection of 6 consecutive bits the **PASSIVE\_ERROR\_FLAG** has finished. The next recessive bit changes the **STATUS** to Error\_Delimiter. The first bit of delimiter is recognized in the Passive\_Error\_Flag, so the **POSITION** of delimiter must be set to 2.

The transmitter accepts up to 7 dominant bits after the 6 consecutive Passive\_Error\_Flag bits. At the 8th consecutive dominant bit following the Passive\_Error\_Flag and after each sequence of additional eight consecutive dominant bits the **TRANSMIT\_ERROR\_COUNTER** is incremented by 8.

At each increment of the **TRANSMIT\_ERROR\_COUNTER** during the Passive\_Error\_Flag the counter value is checked for Bus Off.

**STATUS - TRANSMITTING: FIELD = Error\_Delimiter**

The transmitter sends 8 recessive bits on the bus. At the end of the delimiter, **FIELD** is changed to Intermission. If a dominant bit occurs during the Error\_Delimiter bits 2 - 7, then the transmitter detects a form error and sends an Error\_Flag (active or passive). The **TRANSMIT\_ERROR\_COUNTER** is incremented by 8. If a dominant bit is monitored at the last delimiter bit then the transmitter detects an overload condition and sends an Overload\_Flag. The first bit of the Error\_Delimiter is always recessive because it is necessary to detect the end of an Error\_Flag and to change the **FIELD** to Error\_Delimiter.

**STATUS - TRANSMITTING: FIELD Overload\_Flag**

The Overload\_Flag has the same form like the Active\_Error\_Flag. The error actions and conditions during the flag are identical.

**STATUS - TRANSMITTING: FIELD Overload\_Delimiter**

The Overload\_Delimiter has the same form as the Error\_Delimiter. The error actions and conditions during the delimiter are identical.

**STATUS - TRANSMITTING: FIELD Intermission**

A dominant bit during the first or the second bit of Intermission is interpreted as overload condition and the transmitter sends an Overload\_Flag. If the 3rd Intermission bit is monitored as dominant the transmitter interprets this as Start\_Of\_Frame. If then **TRANSMISSION\_REQUEST** is true a new transmission is started (beginning with Identifier), or if **TRANSMISSION\_REQUEST** is false the transmitter becomes a receiver (next bit is Identifier). At a recessive bit at the 3rd Intermission bit the transmitter sends Suspend\_Transmission if **ERROR\_PASSIVE**, starts sending a new frame if **TRANSMISSION\_REQUEST** is true (beginning with Start\_Of\_Frame) or changes the **STATUS** to IDLE.

**STATUS - TRANSMITTING: FIELD Suspend\_Transmission**

The Error Passive transmitter sends after Intermission 8 recessive bits on the bus. When meanwhile a dominant bit occurs the node interprets this as Start\_Of\_Frame and becomes receiver. After sending the suspend bits the transmitter starts transmitting a message if **TRANSMISSION\_REQUEST** is true or if false change **STATUS** to IDLE.

**STATUS - TRANSMITTING: FIELD others**

The field "others" contains the transmission of a data frame from the field Start\_Of\_Frame to End\_Of\_Frame.

The first part assigns the actual **TRANSMIT\_BIT** from the **BIT\_MESSAGE** in depend of **FIELD**, **POSITION** and **STUFF\_BIT**. The **TRANSMIT\_ERROR\_COUNTER** is decremented by 1 at the last bit of End\_Of\_Frame and the **STUFF\_ENABLE** variable is set false at the end of the stuffed area. If **STUFF\_CONDITION** is true the next bit is a stuff bit. Then **POSITION** is not incremented and **FIELD** is not changed. The stuff bits are not part of **BIT\_MESSAGE**.

The next part sets the **BUS\_DRIVE** signal. **BUS\_DRIVE** is the bit which is transmitted in the next event. If the next bit is a stuff bit then **BUS\_DRIVE** gets the complementary value of the actual transmitted bit. In the other case **BUS\_DRIVE** gets the value of the next bit from **BIT\_MESSAGE**.

The next section checks for the error conditions during the transmission. First a stuff error at RTR bit in an extended frame is checked, because this stuff error is different to a RTR stuff error in a standard frame. Next the arbitration and the possible errors in the arbitration field are tested. The transmitter lost the arbitration when the bit that is monitored is dominant (**BUSMON** = '0') and is different to the bit value that is sent (**BIT\_ERROR** = true). Then the ACK error and the bit errors outside the arbitration field are tested.

#### 4.4.2.5 Output to the Trace File

The operation of the test program and of the CAN modules is documented by writing text into the simulation's trace file. This architecture **REFERENCE** incorporates three trace processes, **TRACING**, **REQUEST\_STATUS**, and **RECEIVE\_MESSAGE**.

**REQUEST\_STATUS** is triggered by each change of **TX\_REQUEST\_STATUS** (the internal name of the output **TRANSMISSION\_REQUEST\_STATUS**). When **TRANSMISSION\_REQUEST\_STATUS** changes, a line is written into the trace file, containing a time stamp, the **MODEL\_LABEL** (to identify the source of the trace message), and the new state of **TRANSMISSION\_REQUEST\_STATUS**.

**RECEIVE\_MESSAGE** is triggered by each reception of an error-free CAN message. The received message is written into the trace file, together with time stamp and **MODEL\_LABEL**. The note written into the trace file starts with the information whether a Data or a Remote, a Standard or an Extended Frame is received. Then follow the Identifier, the Data Length Code, and, if actually received, the Data Bytes.

**TRACING** is scheduled regularly, at the end of the Information Processing Time after the Sample Point. For each evaluation of the process **BIT\_STREAM\_PROCESSOR**, one line of text is written into the trace file. This line starts, as before, with time stamp and **MODEL\_LABEL**. Then follow the position of the processed bit in the **FIELD**, the **STATUS** and **FIELD** at the last Sample Point, the **RECEIVE\_DATA** at the last Sample Point, whether this **RECEIVE\_DATA** was a **BIT\_ERROR**, the transmitted bit, and the values of the **RECEIVE\_ERROR\_COUNTER** and **TRANSMIT\_ERROR\_COUNTER**. When the CAN module leaves reset state, some header lines are printed into the trace file, describing the trace signals. Some examples of trace output are described in figure 15, figure 16, and figure 17.

In the trace package (see file **trace\_package.vhd**), the global signal **TRACE\_CONTROL** is declared. **TRACE\_CONTROL** is an array(**MODEL\_LABEL\_TYPE**) of std\_ulogic\_vectors, providing each instance of a CAN model with its own 10-bit **TRACE\_CONTROL** vector (default value = "1111111111"). In the architecture **REFERENCE**, **TRACE\_CONTROL(MODEL\_LABEL)(0)** enables the process **TRACING** to document the function of the process **BIT\_STREAM\_PROCESSOR** by writing to the trace file at each Sample-Point. By setting **TRACE\_CONTROL(MODEL\_LABEL)(0)** to '0', the CAN model with the generic parameter **MODEL\_LABEL** is prevented from writing trace output at each Sample-Point.

The other bits of the **TRACE\_CONTROL** vector are not used by the architecture **REFERENCE**, they are provided to control the trace output of the different parts of an implementation's model.

```

1 Tx_Rqst_Status of CAN1 changed to DONE
0 Tx_Rqst_Status of CAN0 changed to DONE
2 Tx_Rqst_Status of CAN2 changed to DONE
1100 RefCAN2 left Reset State
1100 RefCAN0 left Reset State
1100 RefCAN1 left Reset State

P B B
o Si u
s at s T
i mE D x
t pr r R
i lr i q R T
o eo v s E E
Time Node n State/Field at SamplePt dr e t C C
1800 RefCAN0 1 Wait_For_Bus_Idle 10 1 F 0 0
1801 RefCAN1 1 Wait_For_Bus_Idle 10 1 F 0 0
1802 RefCAN2 1 Wait_For_Bus_Idle 10 1 F 0 0
2050 Implementation and refCAN are synchronised
2800 RefCAN0 2 Wait_For_Bus_Idle 01 1 F 0 0

.....

13802 RefCAN2 11 Wait_For_Bus_Idle 10 1 F 0 0
14050 WAIT_FOR: STATUS, FIELD and POSITION reached !
14050 =====
14050 | Start of Test (Receive Error Counter counts up and down) |
14050 =====
14800 RefCAN0 1 Bus_Idle 01 1 F 0 0

.....

```

Figure 15 Start of a simulation's trace file (e.g. test program emlcount).

```

.....
906800 RefCAN0      8 Tx_Identifier      00 1 T 127 120
906801 RefCAN1      8 Tx_Identifier      00 1 T 127 120
906802 RefCAN2      8 Tx_Identifier      00 0 F  12  16
907600 Tx_Rqst_Status of CAN0 changed to PENDING
907601 Tx_Rqst_Status of CAN1 changed to PENDING
907800 RefCAN0      9 Tx_Identifier      01 1 T 127 120
907801 RefCAN1      9 Tx_Identifier      01 1 T 127 120
907802 RefCAN2      9 Tx_Identifier      00 0 F  12  16
908800 RefCAN0     10 Rx_Identifier      01 1 T 127 120
908801 RefCAN1     10 Rx_Identifier      01 1 T 127 120
908802 RefCAN2     10 Tx_Identifier      00 0 F  12  16
909800 RefCAN0     11 Rx_Identifier      01 1 T 127 120
909801 RefCAN1     11 Rx_Identifier      01 1 T 127 120
909802 RefCAN2     11 Tx_Identifier      00 0 F  12  16
910800 RefCAN0      1 Rx_RTR_Bit        01 1 T 127 120
910801 RefCAN1      1 Rx_RTR_Bit        01 1 T 127 120
910802 RefCAN2      1 Tx_RTR_Bit        00 1 F  12  16
911800 RefCAN0      S Rx_RTR_Bit        10 1 T 127 120
911801 RefCAN1      S Rx_RTR_Bit        10 1 T 127 120
911802 RefCAN2      S Tx_RTR_Bit        10 0 F  12  16
912800 RefCAN0      1 Rx_IDE_Bit        01 1 T 127 120
912801 RefCAN1      1 Rx_IDE_Bit        01 1 T 127 120
912802 RefCAN2      1 Tx_IDE_Bit        00 1 F  12  16
913800 RefCAN0      1 Rx_Reserved_Bits  10 1 T 127 120
913801 RefCAN1      1 Rx_Reserved_Bits  10 1 T 127 120
913802 RefCAN2      1 Tx_Reserved_Bits  10 0 F  12  16
.....

```

Figure 16 Example of lost arbitration in a simulation's trace file (e.g. test program emlcount).

In figure 16, RefCAN1 and the parallely simulated RefCAN0 (the implementation) lose arbitration at the 9th Identifier bit. In figure 17, RefCAN2 does not send Acknowledge because of a CRC Error, therefore RefCAN1 and RefCAN0 see an Acknowledge Error.

45800	RefCAN0	13	Rx_CRC_Sequence	01	1	F	0	0
45801	RefCAN1	13	Rx_CRC_Sequence	01	1	F	0	0
45802	RefCAN2	13	Tx_CRC_Sequence	00	0	T	0	0
46800	RefCAN0	14	Rx_CRC_Sequence	01	1	F	0	0
46801	RefCAN1	14	Rx_CRC_Sequence	01	1	F	0	0
46802	RefCAN2	14	Tx_CRC_Sequence	00	1	T	0	0
47800	RefCAN0	15	Rx_CRC_Sequence	10	1	F	0	0
47801	RefCAN1	15	Rx_CRC_Sequence	10	1	F	0	0
47802	RefCAN2	15	Tx_CRC_Sequence	10	1	T	0	0
48800	RefCAN0	1	Rx_CRC_Delimiter	10	1	F	0	0
48801	RefCAN1	1	Rx_CRC_Delimiter	10	1	F	0	0
48802	RefCAN2	1	Tx_CRC_Delimiter	10	1	T	0	0
49800	RefCAN0	1	Rx_ACK_Slot	10	1	F	0	0
49801	RefCAN1	1	Rx_ACK_Slot	10	1	F	0	0
49802	RefCAN2	1	Tx_ACK_Slot	10	0	T	0	8
50602	Tx_Rqst_Status of CAN2 changed to ERROR							
50800	RefCAN0	1	Rx_ACK_Delimiter	01	0	F	1	0
50801	RefCAN1	1	Rx_ACK_Delimiter	01	0	F	1	0
50802	RefCAN2	1	Tx_Active_Error_Flag	00	0	T	0	8
51602	Tx_Rqst_Status of CAN2 changed to PENDING							
51800	RefCAN0	1	Rx_Active_Error_Flag	00	0	F	1	0
51801	RefCAN1	1	Rx_Active_Error_Flag	00	0	F	1	0
51802	RefCAN2	2	Tx_Active_Error_Flag	00	0	T	0	8
52800	RefCAN0	2	Rx_Active_Error_Flag	00	0	F	1	0
52801	RefCAN1	2	Rx_Active_Error_Flag	00	0	F	1	0

Figure 17 Example of CRC Error in a simulation's trace file (e.g. test program crc).

#### 4.4.2.6 CAN Specification and Reference CAN Model

In case of some error conditions, the CAN node's reaction is left open by the actual CAN protocol specification. In these cases, the C Reference CAN Model sets a standard, which is implemented in every existing CAN controller and in this VHDL Reference CAN Model :

- **Reception of Data Length Code > 8**  
The receiver regards the received Data Length Code as = 8.
- **Reception of dominant bit at last bit of End of Frame.**  
Message is valid, no error counter is incremented, Overload Frame is started.
- **Reception of a dominant SRR bit in an Extended Frame**  
SRR should have been send recessive, but actual value is ignored (same as for Reserved Bits).
- **Hard Synchronisation**  
The Hard Synchronisation is enabled not only for Bus Idle state, but also for Suspend state and the end of the Intermission State, as required for the reception of a Start of Frame.
- **Receive Error Count**  
Once the Receive Error Count has reached its Error Passive level, it is no longer incremented, because then its actual value is of no interest. Theoretically, the Fault Confinement Rules could increment the Receive Error Count's value over all limits.

A new revision of the ISO 11898 CAN protocol specification is in preparation that will cover these cases the same way as the Reference CAN Models.

In the Reference CAN Model, the **RECEIVE\_ERROR\_COUNTER** is used to count the Busoff Recovery Sequence, a dedicated **RECESSIVE\_COUNTER** is used to count the sequences of 11 consecutive recessive bits. Both implementations are not obligatory; the internal structure of architecture **REFERENCE** is designed to interface with the protocol check processes, it is not intended as an example for hardware implementations of CAN protocol controllers.

#### 4.4.2.7 Special Features of architecture **REFERENCE** for Protocol Check.

The architecture reference has two special features:

The first feature is the adjustable Receive Error Counter : After the successful reception of a message, when the Receive Error Counter is decremented, then it will be set to a value of 127 (its maximum value is limited to 136). Since the implementation's Receive Error Count may be set to another value (in the range of 119 to 127), the Reference CAN Model can adjust itself to the value of **BOND\_OUT(0).RECEIVE\_ERROR\_COUNTER**, if the feature is enabled by **CAN\_INTERFACE**'s generic **GET\_RECEIVE\_ERROR\_COUNTER\_FROM\_MODEL\_0**. The Reference CAN Model that is simulated in parallel to the implementation's model inside architecture **COMPARE** is the only CAN node for which this feature is enabled (see section 4.4.1). Other architectures of **CAN\_INTERFACE** ignore this generic (with the exception of **BAD\_EXAMPLE**).

The second feature is a "freeze"-function. In order to synchronize the Reference CAN Model to external events, it is possible to stop its bit processing (not its bit synchronization) by setting the global signal **FREEZE(MODEL\_LABEL)** to true. **FREEZE** is a global signal that is defined in the package **definitions.vhd**, it is an array of boolean, range from 1 to **MAXIMUM\_NUMBER\_OF\_CANS**. While the Reference CAN Model is "frozen", it still synchronizes itself to the bit stream, when it is "thawed up" (by setting **FREEZE(MODEL\_LABEL)** to false), it restarts its bit processing at the same state when it was "frozen". The "freeze"-function is provided for the test of implementation's models that need a longer idle time between messages to set up new messages or to read received messages (e. g. implementations with a slow CPU interface), it is not used in the existing test programs.

#### 4.4.3 architecture IMPLEMENTATION

The architecture **IMPLEMENTATION** of **CAN\_INTERFACE** is an external shell for the user's model of a CAN implementation, providing a standardized interface between the user's model, the simulation environment, and the test programs. The internal structure of **IMPLEMENTATION** is supposed to be defined by the configuration **CONFIGURATION\_IMPLEMENTATION**, following the example of architecture **EXAMPLE** and **CONFIGURATION\_EXAMPLE** in section 4.4.4 and the description in section 5.1.

In that version of **CONFIGURATION\_IMPLEMENTATION**, that is distributed with the VHDL Reference CAN Model, architecture **IMPLEMENTATION** is substituted by architecture **REFERENCE**.

#### 4.4.4 architecture EXAMPLE

The architecture described here (see figure 18) is a combination of a simple CAN module, consisting (as defined in chapter Introduction at page 1, see figure 19 at page 59) of three major parts:

- Interface to the CPU,
- CAN Protocol Controller (with a separate Control Register),
- Message Memory,

and of an elementary CPU model. This model is adapted to the CAN module's specific CPU interface.

The purpose of the CPU model is to drive the CPU interface of the CAN module (performing the functions `write_data` and `read_data`), interfacing between the CAN model and the protocol test programs. The interposed CPU keeps the protocol test programs independent of particular CAN modules.




Figure 18 architecture **EXAMPLE** of **CAN\_INTERFACE**.

**EXAMPLE** is a structural architecture, consisting of the components **CAN\_MODULE** (entity **CAN\_MODULE**) and **CPU\_MODEL** (entity **CPU**). In the configuration **CONFIGURATION\_EXAMPLE**, the component **CPU\_MODEL** is associated with architecture **READ\_WRITE**, the component **CAN\_MODULE** is associated with architecture **SIMPLE**. **SIMPLE** is intended as a prototype for an implementation's model to be verified.

#### 4.4.4.1 architecture **SIMPLE** of **CAN\_MODULE**




Figure 19 architecture **SIMPLE** of **CAN\_MODULE**.



This is a structural architecture of a CAN module with a basic message memory. It can be used as a template showing how a CAN module implementation should look like to be simulated together with the Reference CAN Model node in the CAN protocol testbench.

In the configuration **CONFIGURATION\_EXAMPLE**, the component **CAN\_PROTOCOL\_CONTROLLER** is associated with architecture **REFERENCE**, the component **MESSAGE\_MEMORY** is associated with architecture **BASIC**, the component **CONTROL\_REGISTER** is associated with architecture **TIMING**, and the component **CPU\_ACCESS** is associated with architecture **PARALLEL\_16\_BIT**.

This structure is only an example, it is by no means a mandatory standard for all implementations; e.g., the control register could be part of a synthesizable protocol controller. The internal structure of the CAN module is optional, but the user has to be aware that using the testbench and the test programs supplied with this VHDL Reference CAN Model only assures the conformity of the CAN Protocol Controller part of the implementation with CAN Protocol Version 2.0 Part A, B. In order to verify the correct function of the CPU interface and of the message memory, the user has to write additional test programs.

#### 4.4.4.1.1 architecture BASIC of CAN\_MESSAGE

This is an example of a CAN module's message memory with basic functions. It consists of a receive buffer and of a transmit buffer, each buffer consisting of 7 words of 16 bits. The receive buffer stores the last received message, the transmit buffer stores the message to be transmitted.

Address	<b>RECEIVE_BUFFER</b> (Address-1)(15 downto 0)	Address	<b>TRANSMIT_BUFFER</b> (Address-8)(15 downto 0)
16#02#	New_Data & Message_Lost & "0" & Identifier(28 downto 16)	16#09#	Do_Transmit & Tx_Pending & "0" & Identifier(28 downto 16)
16#03#	Identifier(15 downto 0)	16#0A#	Identifier(15 downto 0)
16#04#	Extended & Remote & "0000000000" & Data_Length_Code	16#0B#	Extended & Remote & "0000000000" & Data_Length_Code
16#05#	Data(1) & Data(2)	16#0C#	Data(1) & Data(2)
16#06#	Data(3) & Data(4)	16#0D#	Data(3) & Data(4)
16#07#	Data(5) & Data(6)	16#0E#	Data(5) & Data(6)
16#08#	Data(7) & Data(8)	16#0F#	Data(7) & Data(8)

Table 1: Address map of the CAN module's message memory in architecture **BASIC**.

The messages are stored as `std_logic_vectors`, a bit with value '0' corresponds to a dominant bit on the CAN bus, a bit with value '1' corresponds to a recessive bit. In case of standard frames, only the first 11 of the 29 Identifier bits are used, Identifier (28 downto 18) is then regarded as Identifier (10 downto 0).

In the **RECEIVE\_BUFFER**, `New_Data` and `Message_Lost` are status bits, which can be read and written by the CPU. Each time a message is received, the message memory sets `New_Data`; the CPU is expected to reset `New_Data` before reading the message. When `New_Data` is not reset at the reception of the next message, the message memory will set `Message_Lost`. Each reception of a message is signalled to the CPU by a pulse of the interrupt line **RECEIVE\_INTERRUPT**.

The message memory does not do any acceptance filtering, each received message is stored into the **RECEIVE\_BUFFER**. When a new message is stored, the previous message is lost. The reception of a message is documented by printing the content of the message into the simulation's trace file.

In the **TRANSMIT\_BUFFER**, `Do_Transmit` and `Tx_Pending` are command and status bits, which can be read and written by the CPU. The CPU sets both `Do_Transmit` and `Tx_Pending` to request the transmission of a message. When the transmission has started, the message memory resets `Tx_Pending`.

When the transmission is successfully completed and Tx\_Pending is not set again by the CPU, the message memory resets Do\_Transmit. If the CPU resets Do\_Transmit before the transmission is completed, the transmission will not be repeated in case of an error or when it lost arbitration. The **TRANSMISSION\_REQUEST** signal to the CAN Protocol Controller is active as long as Do\_Transmit is set. Any changes of **TRANSMISSION\_REQUEST** are documented by printing a note into the simulation's trace file.

#### 4.4.4.1.2 architecture PARALLEL\_16\_BIT of CPU\_INTERFACE

This architecture connects the external tristate **CPU\_BUS** with the tristate **INTERNAL\_BUS**, both buses being 16 bits wide with a non-multiplexed 4-bit **ADDRESS** bus. The direction of the tristate buses is controlled by the signals **READ** and **WRITE**. The internal control signals **READ\_T** and **WRITE\_T** for the control register are generated from **READ**, **WRITE**, and **ADDRESS**. The address decoding for the message memory is done in that component.

#### 4.4.4.1.3 architecture TIMING of CPU\_CONTROL

This component controls the **BIT\_TIMING\_CONFIGURATION** input of the component **CAN\_PROTOCOL\_CONTROLLER** (entity **CAN\_INTERFACE**). The CPU writes the values of the parameters Resynchronisation\_Jump\_Width, Prescaler, Propagation\_Segment, and Phase\_Buffer\_Segment\_1 into the **TIMING\_REGISTER**. The parameter Information\_Processing\_Time is not programmable in a hardware implementation, so it is not included in the **TIMING\_REGISTER**. In this example, it is controlled directly by the test program.

Address	<b>TIMING_REGISTER</b> (15 downto 0)
16#00#	Resynchronisation_Jump_Width[1:0] & '0' & Prescaler[4:0] & '0' & Propagation_Segment[2:0] & '0' & Phase_Buffer_Segment_1[2:0]
16#01#	not used

Table 2: Address map of the CAN module's control register in architecture **TIMING**.

In a hardware implementation, Information\_Processing\_Time would be an intrinsic attribute of the design, requiring the test program to use the same value for the configuration of the parallelly simulated reference model. To keep the test programs independent of the hardware implementations, the actual value of Information\_Processing\_Time is not defined in the source code files of the test programs, it is defined by a generic parameter of the test program's entity.

The generic parameter **INFORMATION\_PROCESSING\_TIME** is associated with its actual value in the test program's configuration of the testbench.

#### 4.4.4.2 architecture **READ\_WRITE** of **CPU**

The **CPU** controlling the **CAN\_MODULE** inside the architecture **EXAMPLE** of **CAN\_INTERFACE** serves two purposes. First, **CPU** translates the inputs **BIT\_TIMING\_CONFIGURATION**, **TRANSMIT\_MESSAGE**, and **TRANSMISSION\_REQUEST** of **CAN\_INTERFACE** into write commands, interfacing between the protocol test programs and the CAN implementation's model. And second, **CPU** monitors the operation of the **CAN\_MODULE** and makes its internal function visible at the entity's ports by reading received messages from the **RECEIVE\_BUFFER** and by reading the transmit status bits **Do\_Transmit** and **Tx\_Pending**.

Event	Reaction of CPU
Change of <b>BIT_TIMING_CONFIGURATION</b>	CPU writes Bit Timing Configuration into <b>TIMING_REGISTER</b>
Change of <b>TRANSMIT_MESSAGE</b>	CPU updates <b>TRANSMIT_BUFFER</b>
Change of <b>TRANSMISSION_REQUEST</b>	CPU updates <b>Do_Transmit</b> and <b>Tx_Pending</b>
Edge of <b>RECEIVE_INTERRUPT</b>	CPU reads <b>RECEIVE_BUFFER</b> and updates <b>RECEIVED_MESSAGE</b> port signal
<b>TRANSMISSION_REQUEST_STATUS</b> changes to <b>DONE</b> or to <b>TRANSMITTING</b>	CPU checks <b>Do_Transmit</b> and <b>Tx_Pending</b>
No Event	No operation, NOP

Table 3: Features of the architecture **READ\_WRITE** of **CPU**.

The **CPU** actions in table 3 are listed in order of priority, with writing into **TIMING\_REGISTER** having the highest and NOP having the lowest priority. Each action of **CPU** is documented by printing a note into the simulation's trace file.

This architecture **READ\_WRITE** of entity **CPU** is specifically designed to interface between the protocol test programs and the architecture **SIMPLE** of entity **CAN\_MODULE**. Other CAN module implementations will require a different CPU entity, interfacing the particular type of data bus of the CAN module's entity. Those implementation specific CPU models will have to provide the same features as **READ\_WRITE**.

#### 4.4.5 architecture **BAD\_EXAMPLE**

The architecture **BAD\_EXAMPLE** of **CAN\_INTERFACE** is a slightly modified copy of the architecture **REFERENCE** (see section 4.4.2). It is used in **CONFIGURATION\_BUGGY** of architecture **EXAMPLE**. **CONFIGURATION\_BUGGY** is a copy of **CONFIGURATION\_EXAMPLE** (see section 4.4.4) with the exception that the component **CAN\_PROTOCOL\_CONTROLLER** is associated with architecture **BAD\_EXAMPLE** instead of architecture **REFERENCE**.

This buggy version of a CAN implementation demonstrates, when simulated in configuration **SYS\_B** of **CAN\_SYSTEM** (see section 4.2.3), how the **PROTOCOL\_CHECK** in architecture **COMPARE** (see section 4.4.1.1) reveals CAN protocol errors.

Aside from the deliberately inserted CAN protocol errors, **BAD\_EXAMPLE** is modified in one other point: The value of the **RECEIVE\_ERROR\_COUNT** when it is decreased from Error Passive level to Error Active level. In the CAN specification, the fault confinement rule 8 states “After the successful reception of a message ..., the **RECEIVE\_ERROR\_COUNT** is decreased by 1 ..., and if it was greater than 127, it will be set to a value between 119 and 127“. At that condition, the **RECEIVE\_ERROR\_COUNT** is set to 127 in **REFERENCE**, and to 119 in **BAD\_EXAMPLE** (the nomenclature of the architectures is not intended to favour either value).

Simulating the component **REFERENCE** (architecture **REFERENCE**) in parallel to the component **IMPLEMENTATION** (configuration **CONFIGURATION\_BUGGY** of architecture **EXAMPLE**) inside the architecture **COMPARE** demonstrates how a Reference CAN Model node adapts itself to the **IMPLEMENTATION**'s **RECEIVE\_ERROR\_COUNT** value when there is a difference of that values caused by a different application of fault confinement rule 8. If there is a difference of the **RECEIVE\_ERROR\_COUNT** values caused by other reasons, the Reference CAN Model node will not adapt itself; the difference will be regarded as a CAN protocol error.

## 4.5 TEST\_PROGRAM

For the verification of CAN Protocol Controllers, the **PROTOCOL\_TESTBENCH** (see chapter 4 at page 27) is provided with a set of test programs. Each test program is described by a separate architecture **<test>** of **TEST\_PROGRAM** (**<test>** stands for the individual program's name), it is linked by a configuration of **PROTOCOL\_TESTBENCH** (see section 5.2). All **<test>** architectures have the same structure (shown in figure 20), consisting of the three processes **STIMULI**, **REQUEST** and **SYNCHRONIZE\_REQUEST**. The 'Interface Signals' link the test program with the CAN nodes located in the architecture **FLEXIBLE** of **CAN\_SYSTEM**.




Figure 20 Structure of an architecture **<test>** of **TEST\_PROGRAM**.

The test program is subdivided into three processes. **REQUEST** and **SYNCHRONIZE\_REQUEST** control the **TRANSMISSION\_REQUEST** inputs of all CAN nodes, while **STIMULI** controls the **RESET**, **BIT\_TIMING\_CONFIGURATION**, and the **TRANSMIT\_MESSAGE** inputs of all CAN nodes in the **CAN\_SYSTEM**, as well as the **BUS\_INTERFERENCE** inputs of all **BUS\_INTERFACE** components. The **TRANSMISSION\_REQUEST** inputs are driven by a separate process, because the **TRANSMISSION\_REQUEST** input of one particular CAN node depends on the state transitions of the corresponding **TRANSMISSION\_REQUEST\_STATUS** port, while the inputs **RESET**, **BIT\_TIMING\_CONFIGURATION**, **TRANSMIT\_MESSAGE**, and **BUS\_INTERFERENCE** are driven as required by the flow of the protocol test program.

The subdivision allows **STIMULI** to require **REQUEST** and **SYNCHRONIZE\_REQUEST** to set the **TRANSMISSION\_REQUEST** inputs of several CAN nodes at the same time and to continue the program without waiting for the proper reset conditions of the separate **TRANSMISSION\_REQUEST** inputs. **STIMULI**, **REQUEST** and **SYNCHRONIZE\_REQUEST** communicate by means of internal signals of **TEST\_PROGRAM** (for an example of a test program see section 5.3).

Processes **REQUEST** and **SYNCHRONIZE\_REQUEST**, the internal signals of **TEST\_PROGRAM**, and the procedures used by **STIMULI** are the same for all architectures of **TEST\_PROGRAM**. Therefore they are extracted from the test program source code files and stored in separate \*.vhi files. The core of the source code, the **STIMULI** process, remains in the file <test>.vpp, referencing the \*.vhi files by “# include” statements. The internal signals of **TEST\_PROGRAM** are defined in file **signal\_definition.vhi**, **request\_process.vhi** contains the processes **REQUEST** and **SYNCHRONIZE\_REQUEST**, while the internal procedures of **STIMULI** are shifted into **test\_routines.vhi**.

‘make’ uses the C-compiler’s preprocessor cpp to process the “# include” statements, generating the file <test>.vhd from <test>.vpp and the \*.vhi files (see section 5.3).

#### 4.5.1 process STIMULI

Process **STIMULI** consists of a sequence of statements which form the specific test program. It begins with an initialization of the CAN nodes; at the end of the process, an assertion of severity failure stops the simulation.

A typical protocol test program consists of the following statements :

- Assignments to the ‘Interface Signals’ which are output of process **STIMULI**, e.g. **BUS\_INTERFERENCE** to force the **RECEIVE\_DATA** inputs of specific CAN nodes to particular values.
- ‘wait’ statements, waiting for an integer multiple of **CLOCK\_PERIOD** or **BIT\_TIME**.
- Procedure call statements, invoking **INITIALIZE**, **WAIT\_FOR**, **SEND\_MESSAGE**, and **WRITE\_TRACE**.
- Assignments to internal signals to exchange information with other processes.

The statements may be grouped in ‘if’ or ‘case’ branches or in loops.

**INITIALIZE**, **WAIT\_FOR**, and **SEND\_MESSAGE** are local procedures of the architecture and are located in the included file **test\_routines.vhi**, while **WRITE\_TRACE** is a global procedure, located in the package **trace\_package.vhd**.

##### 4.5.1.1 procedure INITIALIZE

(            **CFG**            **BIT\_TIMING\_CONFIGURATION\_TYPE**            )

**INITIALIZE** sets **RESET** active, disables all **TRANSMISSION\_REQUEST** signals, assigns the actual **BIT\_TIMING\_CONFIGURATION** as well as the internal signal **BIT\_TIME** and sets **BUS\_INTERFERENCE** to **NONE** for all nodes in **CAN\_SYSTEM**.

After the initialization, **RESET** is disabled and the CAN nodes are synchronized by applying an edge from recessive to dominant to the **RECEIVE\_DATA** inputs of all CAN nodes. Since the time from the end of the hardware reset to the begin of the CAN bus activity is implementation-specific, depending e.g. on the extent of the message memory’s initialization, **INITIALIZE** adapts to this time, controlled by the generic parameters **INITIALIZATION\_CYCLES** and **INIT\_SETUP** of **TEST\_PROGRAM**.

The default value of **INITIALIZATION\_CYCLES** is 1, resulting in only one synchronisation-edge after the hardware reset, but if a higher value is defined in a configuration of the **PROTOCOL\_TESTBENCH**, a sequence of dominant and recessive bits gives the necessary time for initialization. After the last dominant bit, all CAN nodes in **CAN\_SYSTEM** are expected to have started their CAN bus activities and all nodes are waiting synchronously for a sequence of 11 recessive bits before starting the reception and transmission of frames. **INIT\_SETUP** adjusts the evaluation time of the process **STIMULI** of **TEST\_PROGRAM** with respect to the CAN bit time.

#### 4.5.1.2 procedure WAIT\_FOR

```
(
    CAN_LABEL  MODEL_LABEL_TYPE
    STATUS     CAN_STATUS_TYPE
    FIELD      FIELD_NAME_TYPE
    POSITION    natural
)
```

**WAIT\_FOR** waits until the CAN node specified by **CAN\_LABEL** reaches the sample point of a bit **POSITION** in a CAN frame **FIELD** while being in a particular **STATUS**. After this sample point, **WAIT\_FOR** waits for the the end of Phase Buffer Segment 2, synchronizing the test program to the CAN bus.

If the desired conditions are not met before a limit of **MAXIMUM\_WAIT\_PERIODS • CLOCK\_PERIOD(1)** is reached, the simulation is stopped by an assertion of severity failure. This limit is implemented to avoid never-ending loops. The default value of the natural signal **MAXIMUM\_WAIT\_PERIODS** is 2000 (defined in **signal\_definition.vhi**); the value may be changed in the test program.

#### 4.5.1.3 procedure SEND\_MESSAGE

```
(
    CAN_LABEL          MODEL_LABEL_TYPE
    MESSAGE            FRAME_TYPE
    COMPLETION_CONDITION COMPLETION_CONDITION_TYPE )
```

**SEND\_MESSAGE** assigns **MESSAGE** to the **TRANSMIT\_MESSAGE** input of the CAN node specified by **CAN\_LABEL** and triggers the **REQUEST** process to set the transmission request for the labelled CAN. Then the procedure (or the process **REQUEST**, see section 4.5.2) waits for the specified **COMPLETION\_CONDITION**.

There are four **COMPLETION\_CONDITIONS**:

- **REQUESTED:** **SEND\_MESSAGE** just requests a transmission.
- **STARTED:** **SEND\_MESSAGE** waits until the requested transmission has started on the CAN bus.
- **SUCCEEDED\_OR\_ERROR:** **SEND\_MESSAGE** waits until the requested transmission has completed or is interrupted by an error frame.
- **SUCCEEDED:** **SEND\_MESSAGE** waits until the requested transmission has completed.

#### 4.5.1.4 procedure WRITE\_TRACE

**WRITE\_TRACE**, called with a string parameter, writes the string into the simulation's trace file. An optional second parameter (**FILES**, default natural value 3) controls whether the same string is copied into the pattern file (see section 5.4) and the string's print format (see file **trace\_package.vhd**). If written to the **TRACEFILE**, the string may preceded by a time stamp (default), if written to the **PATTERNFILE**, it may preceded by a time stamp or a comment marker.

If **FILES** = 0, write only to **TRACEFILE**, without time stamp.

If **FILES** = 1, write only to **TRACEFILE**, including time stamp.

If **FILES** = 2, write to both files, without time stamp.

If **FILES** = 3, write to both files, including time stamp.

If **FILES** = 4, write to both files, including time stamp; alternate format with comment marker.

If **FILES** = 5, write only to **PATTERNFILE**, without time stamp.

If **FILES** = 6, write only to **PATTERNFILE**, including time stamp.

If **FILES** = 7, write only to **PATTERNFILE**, including time stamp; alternate format with comment marker.

Accesses to **PATTERNFILE** are only enabled if **USE\_SECOND\_FILE** = '1'.

The format of the **PATTERNFILE** output may have to be adapted to the actual simulator tool. The "alternate format" for the patternfile assumes that the patternfile-reading program treats lines starting with a "#" character as a comment. For programs that use different labels to mark comments, the string "#" in '(FILES = 4) or (FILES = 7)' has to be adapted.

#### 4.5.2 process REQUEST

This process is part of every protocol test program. It sets and resets the **LOCAL\_TX\_REQUEST** inputs of process **SYNCHRONIZE\_REQUEST**. The process is controlled by the input signal vectors **SET\_TRANSMISSION\_REQUEST**, **RESET\_TRANSMISSION\_REQUEST**, **START\_TRANSMISSION**, **HOLD\_TRANSMISSION\_REQUEST**, **RESET\_REQUEST** from process **STIMULI** and by the **TRANSMISSION\_REQUEST\_STATUS** of the particular CAN node.

**RESET\_REQUEST** is a boolean signal, causing **REQUEST** to reset all **TRANSMISSION\_REQUEST** signals, while **SET\_TRANSMISSION\_REQUEST**, **START\_TRANSMISSION**, **RESET\_TRANSMISSION\_REQUEST**, and **HOLD\_TRANSMISSION\_REQUEST** are boolean vectors, with one element for each node in the **CAN\_SYSTEM**.

**STIMULI** or, to be more specific, its local procedure **SEND\_MESSAGE**, has three options to control the **TRANSMISSION\_REQUEST** input of a CAN node :

- It can control **TRANSMISSION\_REQUEST** directly by **SET\_TRANSMISSION\_REQUEST** and **RESET\_TRANSMISSION\_REQUEST**.
- **START\_TRANSMISSION** requires **REQUEST** to activate **TRANSMISSION\_REQUEST** until **TRANSMISSION\_REQUEST\_STATUS** changes to **TRANSMITTING**.
- **HOLD\_TRANSMISSION\_REQUEST** requires **REQUEST** to activate **TRANSMISSION\_REQUEST** until **TRANSMISSION\_REQUEST\_STATUS** changes to **DONE**.

**REQUEST\_WHILE\_BUSY** is a boolean vector, with one element for each node in the **CAN\_SYSTEM**. Its elements are set to true by **REQUEST** if **STIMULI** requests a transmission for a particular CAN node while that CAN node is already busy with a transmission.

Status information about transmission requests of the CAN nodes is written to the simulation's trace file.

#### 4.5.3 process SYNCHRONIZE\_REQUEST

This process is part of every protocol test program. It sets and resets the **TRANSMISSION\_REQUEST** inputs of all CAN nodes. The process is controlled by the input signal vector **LOCAL\_TX\_REQUEST** from process **REQUEST**, the bond-out signal **BOND\_OUT(0).TXRQST** and signal **DO\_ARBITRATION** which is controlled by process **STIMULI**.

To force a synchronous Start Of Frame for the implementation under test and one or more RefCANs, the user must set signal **DO\_ARBITRATION** true. Now the respective RefCAN(s) will wait with its(their) Start Of Frame until the implementation has set the global signal **BOND\_OUT(0).TXRQST** true. After arbitration has started signal **DO\_ARBITRATION** should be reset.

This procedure is necessary to compensate for different speeds of CPU interfaces. When the bus is idle, a RefCAN node can start to send immediately after the test program defined **TRANSMIT\_MESSAGE**, while an implementation has to wait until the **TRANSMIT\_MESSAGE** has been written into its message buffer.



Figure 21 shows a section from **baudrate.vpp** where the implementation and three RefCAN's start arbitration synchronously.

```
.....  
DO_ARBITRATION <= true;  
Tx1: for I in 1 to 3 loop  
    SEND_MESSAGE (I, MESSAGES(I), REQUESTED);  
end loop Tx1;  
WAIT_FOR (1, TRANSMITTING, Identifier, 1);  
DO_ARBITRATION <= false;  
WAIT_FOR (1, RECEIVING, End_Of_Frame, 2);  
.....
```

Figure 21 Synchronous Start of Arbitration for an Implementation and 3 RefCANs.

## 5 Verification of an Implementation

The design of integrated protocol controllers generally has to emphasize the verification of completeness and correctness of the protocol. For Controller Area Network (CAN), which is licensed to most major semiconductor suppliers, it is of special importance to standardize the protocol verification by means of a High Level Language reference environment. Due to the variety of CAN controller implementations (see figure 22 at page 70), the reference must be limited to the modelling of the protocol itself, leaving complete freedom to the application specific part of the component.

The Reference CAN Model environment consists of the “golden” CAN protocol model and a testbench, consisting of test programs and a simulator kernel. In the testbench the model of a CAN controller under development can be compared with the concurrently simulated reference model, while the test program and other instances of the reference model provide CAN messages.

For the development of the first CAN controller implementation, the only reference was the CAN protocol specification document. Therefore a set of test programs had to be developed to simulate all relevant state transitions of CAN message transfer. The protocol consistency of the design was ensured by manually checking the simulation results line for line with the protocol specification.

For the following design, the existing set of test programs was adapted to a different CPU interface and to a different message buffer structure. Checking of simulation results was partly automated by checking with the simulation results of the first design. The disadvantage of that method is that it is closely linked to the structure of the CAN implementation and to the simulation tool. In view of time and cost to be invested for designing an integrated protocol controller, this verification is insufficient and carries high risk for costly redesign iterations.

The increasing number of CAN licensees and developments of integrated CAN components made it necessary to standardize and to support the protocol verification for all designs. For this purpose and motivated by the aforementioned experience, Bosch has developed the C Reference CAN Model.

While the CAN protocol specification document remains the authentic CAN norm standardized by international organisations, the C Reference CAN Model establishes a de facto standard for CAN verification. Distributed to the CAN licensees, it has been utilized in various designs, assuring that all existing CAN implementations are compatible with each other and may be used in the same network.

For the success of CAN as the generally accepted protocol standard, the wide range of versatile compatible CAN implementations of different vendors was important. This protocol consistency was significantly supported by the availability of the Reference CAN Model.

To be independent from simulation tools and from different types of CAN implementations, the first version of the model has been written in "C"-language (together with a simulator kernel) and is limited to the protocol itself (the data link layer of the OSI model), leaving out the physical layer and the application layer, which are implementation specific.

Up to now, the Reference CAN Model has been used by Robert Bosch GmbH for the verification of ten CAN implementations and by CAN designers of the licensees, including most major semiconductor suppliers. In this way, the compatibility of all existing CAN implementations is guaranteed.

The Reference CAN model is represented in two versions, the realisation in C (as distributed to the CAN licensees) and its translation in VHDL (an option for the CAN licensees). While the VHDL simulator of any designer's CAD environment should be compatible with the VHDL version, the C version is provided with a specific and custom simulator kernel and is not connected to a specific IC design tool.

The continuous spreading of VHDL (Very High Speed Hardware Description Language) as a standard design language for IC development urged the conversion of the Reference CAN Model from the customized C simulation environment to a VHDL environment.

Since a considerable amount of work and know-how had been invested in the C model of the CAN Protocol Controller and into the verification test programs, that had to be taken into account when developing the strategy for the conversion from C into VHDL.

For the understanding of the extent of the model, it is useful to split existing CAN controller implementations in protocol related and application related sections. The CAN Protocol Controller is the kernel of each CAN implementation, interfacing between the physical layer and the application layer.

The VHDL reference model of the protocol controller is behaviourally structured, it is not targeted for synthesis but for the functional verification.

Different types of CAN implementations are offered by several semiconductor suppliers, realized as stand-alone device or as module on a  $\mu$ C. The differences of those implementations lie in the number of local message buffers, in the acceptance filtering, in the CAN busline input comparators and output drivers, and in the CPU and periphery interface.




Figure 22 Structure of different CAN Components.

Common for all implementations is the CAN Protocol Controller whose function is defined by the CAN protocol specification; it handles the bit timing, the frame coding, the bit stuffing, the CRC check, the frame validation and the fault confinement. The interface to the physical layer is the serial bit stream,

coded as dominant or recessive bits; the interface to the application layer are the transferred messages, consisting of identifier, data length code, and data bytes, without CRC code or stuff bits. The acceptance filtering, based upon the identifier, is done by the application layer.

The reference model's testbench and test programs are designed to test exclusively the implementation's protocol controller, independent of the other functions of the implementation. This is done by comparing the function of the implementation's protocol controller with the function of the reference controller during the simulation of CAN message transfer and CAN bus errors.

Since the CPU interface and the application layer are not defined by the CAN protocol specification, an interface is needed between the test programs of the Reference CAN Model and the models of the implementations.

In the C version, that interface is provided by the functions called by the test programs for the initialisation of the models and for the start of the transmission of a CAN message. When these functions are adapted to the specific implementation, the test programs themselves, calling these functions, remain unchanged regardless of the type of the implementation.

Other implementation specific parts of the C version are the functions called for the CAN protocol check process, monitoring the implementation's CAN functions and the CAN bus process, connecting the implementation to the CAN bus. These functions have to be adapted if the signal names for the CAN input or output signals differ from the names in the reference protocol controller model.

In the VHDL version, the interface between the protocol test programs, the Reference CAN Model and the implementation's model is the entity **CAN\_INTERFACE**, associated with an architecture enclosing the implementation's model. All implementation specific type conversions of interface signals and translations of test program commands are done inside this architecture, leaving the rest of the Reference CAN Model untouched. Test programs, reference and implementation's models and the CAN bus system are linked together by a configuration of the **PROTOCOL\_TESTBENCH**.

During a simulation, the Reference CAN Model produces a trace file recording all serial data on the CAN bus and the internal activities of the CAN Protocol Controllers as well as the possible occurrence of a protocol error. Optionally, a similar trace function for the implementation may be added for the manual comparison of the CAN functions.

If the Reference CAN Model is used for the verification of an implementation's model in a different design environment, e.g. a hardware tester, the trace function can be expanded by a pattern generator, writing test vectors in any desired format.

In order to retain the invested know-how and to reduce possible design risks, the internal structure of model, testbench, and test program of the C model have been remodelled in the VHDL model. The protocol test program set was translated verbatim from C to VHDL, producing the same CAN message transfer and the same CAN bus errors, enabling the automated verification of the VHDL model by the comparison of the simulation's trace files.

Main issues of the actual design work have been, apart from the detailed verification, the independency from any VHDL tool's deviations (up to now, Synopsys VSS and Mentor QuickHDL have been evaluated) and the self-containment of the models of the CAN Protocol Controller and of the CAN bus, giving the possibility to combine them with other VHDL models of periphery and systems.

The Reference CAN Model supports the circuit development for CAN implementations by providing a verification tool that can be adapted to different design environments. Furthermore, the application of the Reference CAN Model is not limited to the test of IC implementations, its simulation environment with CAN message transfer between several nodes can be expanded with additional processes simulating peripheral hardware to use it as a design tool for the development of CAN based systems.

## 5.1 Integrating an Implementation's Model into the Reference CAN Model

In the architecture **CAN\_SYSTEM**, the interface of a CAN node to the physical layer (the CAN bus) and to the application layer (the message memory) is the entity **CAN\_INTERFACE**. In order to integrate the model of an actual CAN component into the Reference CAN Model's simulation environment (the **CAN\_SYSTEM**), the implementation has to be enclosed in a shell that does all implementation specific type conversions of interface signals and that translates the protocol test program's commands. For the CAN protocol verification, this shell has to be written as architecture **IMPLEMENTATION** and configuration **CONFIGURATION\_IMPLEMENTATION** of entity **CAN\_INTERFACE**. In the temporary **CONFIGURATION\_IMPLEMENTATION** provided with the Reference CAN Model, the architecture **IMPLEMENTATION** is substituted by architecture **REFERENCE**.

The architecture **EXAMPLE** (see section 4.4.4) is an example how to build such a shell for a simple standalone CAN module. **EXAMPLE** consists of the CAN module component and of a CPU component. The CPU translates the input signals (**TRANSMIT\_MESSAGE**, **TRANSMISSION\_REQUEST**, and **BIT\_TIMING\_CONFIGURATION**) driven by the test program into write accesses, writing the data and commands into the appropriate registers of the CAN module. At the reception of a message, the CPU reads the message from the message memory and updates the port signal **RECEIVED\_MESSAGE**. The value of **RECEIVED\_MESSAGE** is checked in the protocol testbench. The reset and the interface signals to the bus interface **RECEIVE\_DATA** and **TRANSMIT\_DATA** do not need conversion in this example.

The protocol test programs do not read the output ports of the implementation's model, therefore the signal **TRANSMISSION\_REQUEST\_STATUS** can be left unconnected.

For the on-line protocol check, some additional signals are necessary, which are not ports of the entity **CAN\_INTERFACE** and which usually are internal signals of a CAN module not accessible from the outside. The additional signals are the actual values of the error counters, the sampled bit, and the busoff state. To avoid the problems with the design synthesis, that would arise if these signals had to be connected to the highest level of the hierarchy for no other purpose than the CAN protocol verification, the global signal **BOND\_OUT** (an array of records) is introduced (see file **trace\_package.vhd**).

A **BOND\_OUT** record contains copies of internal signals or variables of a CAN node, to be used for protocol verification or for the extraction of trace information, the values of the **BOND\_OUT** signals may not have any influence on the function of the CAN node. Which of the array's elements is used inside a CAN node model is defined by the generic parameter **MODEL\_LABEL**. For the implementation's model, at least the record elements **BUSMON** (the sampled bit), **TRANSMIT\_ERROR\_COUNTER**, **RECEIVE\_ERROR\_COUNTER** (the counter's values), and **BUSOFF** (the digital state) have to be connected. All these elements contain information required by the CAN protocol when a new bit value is to be evaluated, so somewhere in the implementation's model this information has to be accessible. If the information is available as signals, they are copied into the appropriate elements of the **BOND\_OUT** record by concurrent statements, otherwise the **BOND\_OUT** record elements are assigned inside a process. In both cases, the assignments to the **BOND\_OUT** signal are to be excluded from the design synthesis.

There are three generic parameters which can be used to adjust the evaluation time of the Reference Model's processes to the evaluation time of the implementation to be verified:

<b>INITIALIZATION_CYCLES</b>	time needed to configure the implementation (after Reset)
<b>INIT_SETUP</b>	adjusts evaluation time of process <b>STIMULI</b> of <b>TEST_PROGRAM</b>
<b>RX_DELAY</b>	compensation of the physical input delay of the implementation

An architecture as described in **EXAMPLE** is recommended for all cases of standalone CAN controllers and for those CAN modules on microcontrollers, whose CPU interface can be accessed from the outside (at least in a test mode). The advantage of this solution, simulating the whole device, compared to other

solutions (e.g. extracting the CAN Protocol Controller from the implementation and simulating without a CPU component in architecture **IMPLEMENTATION**) is that it can produce test vectors for the device's pins. With these test vectors, the protocol test programs can be transferred to hardware testers.

Especially for the verification of the message memory, the CPU state machine should not be restricted to the translation of the test program's input to the CAN module, it also should (with lower priority) read status registers and received messages from the message memory (see architecture **READ\_WRITE** of CPU at page 62), making this internal information visible at the device's pins.

For those CAN modules on  $\mu$ Cs, whose CPU interface is only accessible by the local CPU, not from the outside, a different structure for architecture **IMPLEMENTATION** is recommended (see figure 23), providing the same features as verification of the message memory and compatibility with a hardware tester.




Figure 23 Verification of a CAN module of an embedded microcontroller.

For this solution, the local CPU has to have the capability (at least in test mode) to read op-codes from an external memory. As in **EXAMPLE**, the entire device should be simulated, but the other component in the architecture, replacing the CPU state machine, is a program memory, providing op-codes to the local CPU. This program memory translates the protocol test program's commands into executable code, causing the CPU in the device under test to write to the CAN module's registers.

## 5.2 Configuration of the Testbench

Figure 24 shows the configuration of the **PROTOCOL\_TESTBENCH** to simulate the test program **TEMPLATE** (see file **\$BOSCH\_CAN\_ROOT/tests/template/cfg\_template.vhd**). For this template of a test program, provided for the development of new test programs, the simplest **CAN\_SYSTEM** is chosen, consisting only of 2 (**NUMBER\_OF\_CANS**) CAN nodes. No implementation model is referenced (**CONFIGURATION\_SYS\_R**, see section 4.2.4); this testbench's configuration is focusing on the CAN protocol functions.

```

library CAN_LIBRARY;
-----
-- This configuration defines the following entity/architecture pairs:
-- PROTOCOL_TESTBENCH - STRUCTURAL
--     CAN_SYSTEM - FLEXIBLE (only 2 Reference Models)
--     CAN_INTERFACE - REFERENCE
-- It is used with configuration IMPLEMENTATION of CAN_INTERFACE
-----

configuration CFG_TEMPLATE of PROTOCOL_TESTBENCH is
  for STRUCTURAL
    for SYSTEM: CAN_SYSTEM
      use configuration CAN_LIBRARY.CONFIGURATION_SYS_R
      generic map (
        NUMBER_OF_CANS => 2,
        CLOCK_PERIOD   => (others => 100 ns),
        RX_DELAY        => 0.00
      );
    end for;

    for WAVEFORM: TEST_PROGRAM
      use entity CAN_LIBRARY.TEST_PROGRAM(TEMPLATE)
      generic map (
        CLOCK_PERIOD           => (others => 100 ns),
        INFORMATION_PROCESSING_TIME => 2,
        INITIALIZATION_CYCLES   => 1,
        INIT_SETUP              => 0.80,
        RX_DELAY                => 0.00
      );
    end for;
  end for;
end CFG_TEMPLATE;

```

Figure 24 Template for a testbench configuration.

The following generic parameters define the timing of the CAN system's simulation :

**CLOCK\_PERIOD** is an array of time values. It ranges from 0 to (**NUMBER\_OF\_CANS** + 1), providing each CAN node (1 to **NUMBER\_OF\_CANS**) in the CAN system with an independent clock source. **CLOCK\_PERIOD(0)** is reserved for the clock of the implementation under test, with **CLOCK\_PERIOD(NUMBER\_OF\_CANS + 1)** as an option for the implementation's local CPU. In this configuration, all nodes use the same clock period of 100 ns

**RX\_DELAY** is an input delay factor, to be multiplied with the implementation model's clock period. Used in the architecture **COMPARE** of **CAN\_INTERFACE** to compensate the delay time caused by the synchronization of the CAN input signal to the implementation model's clock.

**CLOCK\_PERIOD** and **RX\_DELAY** have to be the same for **CAN\_SYSTEM** and **TEST\_PROGRAM**.

**INFORMATION\_PROCESSING\_TIME** is an intrinsic attribute of the implementation's design. The test program needs access this parameter for the configuration of the CAN bit time.



**INITIALIZATION\_CYCLES** is a parameter that allows to compensate for the time needed to initialise the implementation's model after a hardware reset. One cycle is two CAN bit times.

**INIT\_SETUP** is a phase shift factor. The evaluation time steps of the test program are shifted with respect to the active (rising) clock edge of the Reference CAN Model by the amount of **INIT\_SETUP • CLOCK\_PERIOD(1)**. The phase shift provides a setup time between the edges of the interface signals driven by the test program and the internal state transitions of the Reference CAN Model.

Figure 25 shows the configuration of the **PROTOCOL\_TESTBENCH** to simulate the test program **BAUDRATE** (see file **\$BOSCH\_CAN\_ROOT/tests/baudrate/cfg\_baudrate\_example.vhd**).

```

library CAN_LIBRARY;
-----
-- This configuration defines the following entity/architecture pairs:
-- PROTOCOL_TESTBENCH - STRUCTURAL
-- CAN_SYSTEM - FLEXIBLE (1 Example-Implementation and 3 Ref. Models)
-- CAN_INTERFACE - EXAMPLE
-- It is used with configuration EXAMPLE of CAN_INTERFACE
-----

configuration CFG_BAUDRATE_EXAMPLE of PROTOCOL_TESTBENCH is
  for STRUCTURAL
    for SYSTEM: CAN_SYSTEM
      use configuration CAN_LIBRARY.CONFIGURATION_SYS_E
      generic map (
        NUMBER_OF_CANS => 3,
        CLOCK_PERIOD   => (110 ns, 110 ns, 1118 ns, 442 ns,
                           others => 110 ns),
        RX_DELAY       => 0.001
      );
    end for;

    for WAVEFORM: TEST_PROGRAM
      use entity CAN_LIBRARY.TEST_PROGRAM(BAUDRATE)
      generic map (
        CLOCK_PERIOD   => (110 ns, 110 ns, 1118 ns, 442 ns,
                           others => 110 ns),
        INFORMATION_PROCESSING_TIME => 0,
        INITIALIZATION_CYCLES      => 3,
        INIT_SETUP                 => 0.10,
        RX_DELAY                   => 0.001
      );
    end for;
  end for;
end CFG_BAUDRATE_EXAMPLE;

```

Figure 25 Testbench configuration for test program **BAUDRATE** simulating architecture **EXAMPLE**.

In this test program, three (**NUMBER\_OF\_CANS**) CAN nodes communicate in the **CAN\_SYSTEM**, one of the nodes made up of the architectures **EXAMPLE** and **REFERENCE** simulated in parallel (**CONFIGURATION\_SYS\_E**, see section 4.2.2). **EXAMPLE** is granted time for initialisation (**INITIALIZATION\_CYCLES**) after reset. **EXAMPLE** operates with a clock period of 110 ns, same as the parallelly simulated **REFERENCE** and **EXAMPLE**'s local CPU. The **REFERENCE(2)** operates with a clock period of 1118 ns, **REFERENCE(3)** with a clock period of 442 ns. The CAN node's baud rate prescaler provide a common bit time regardless of the difference in the clock sources.

### 5.3 Adding Test programs

The file **template.vpp** in the directory **\$BOSCH\_CAN\_ROOT/tests/template** is intended to be used as a template, if a particular implementation requires additional test programs.

```

architecture TEMPLATE of TEST_PROGRAM is
# include "../signal_definition.vhi"
-- declaration of additional constants and signals

begin

# include "../request_process.vhi"

    STIMULI: process

        variable TIMING : BIT_TIMING_CONFIGURATION_TYPE;
        -- declaration of additional variables

# include "../test_routines.vhi"

    begin

        TIMING.PRESCALER                := 1;
        TIMING.PROPGATION_SEGMENT        := 1;
        TIMING.PHASE_BUFFER_SEGMENT_1    := 4;
        TIMING.RESYNCHRONISATION_JUMP_WIDTH := 4;
        TIMING.INFORMATION_PROCESSING_TIME := INFORMATION_PROCESSING_TIME;

        INITIALIZE (TIMING);

        -----
        -- start of test program
        -----

        WRITE_TRACE("Just a template for a test program");

        wait for 1 * BIT_TIME;

        -----
        -- end of test program
        -----

        WRITE_TRACE("End of test program >>template<< reached");

        assert false report "End of Test Program reached: Stop Simulation !"
            severity failure;

    end process STIMULI;

end TEMPLATE;

```

Figure 26 architecture **TEMPLATE** of **TEST\_PROGRAM**.

Each new test program requires a specific directory in **\$BOSCH\_CAN\_ROOT/tests/**, with the same name as the new architecture. The new file **<test>.vpp** starts as a copy of **template.vpp**, the architecture's name changed from **TEMPLATE** to **<test>** and the **TIMING** configuration changed to the

actual values. The test program code is inserted between the comments “start of test program” and “end of test program”, additional constants (e.g. messages to be transmitted), signals, and variables are defined at the positions shown by the appropriate comments.

For compilation and simulation of the new test programs, targets have to be defined in the Makefile.

## 5.4 Generating Test Vectors

During a simulation, the Reference CAN Model writes text into a trace file, to document the operation of the test program. This text is written by different processes, most is written by process **TRACING** in architecture **REFERENCE** of **CAN\_INTERFACE** (see section 4.4.2) and by the processes **STIMULI** and **REQUEST** in the architectures of **TEST\_PROGRAM** (see section 4.5). To enable the access of all processes to the same trace file, the package **TRACE\_PACKAGE** globally defines the file **TRACEFILE** to "**trace**". This package is used by package **DEFINITIONS**. **TRACE\_PACKAGE** is also to be used by all architectures of an implementation's model that are supposed to write to the same trace file (see file **\$BOSCH\_CAN\_ROOT/reference/trace\_package.vhd**).

In the same package, **PATTERNFILE** has been defined to "**pattern**". Typical applications of this **PATTERNFILE** would be a process in architecture **IMPLEMENTATION**, writing test vectors for the device's pins (to be used for hardware testing) or a process inside the architecture of the device, writing test vectors to compare the functions of two architectures of the same sub-module's entity (behavioural description / synthesized netlist). Most vector reading tools tolerate comment lines in the vector file, so comments should be inserted to identify significant events, supporting debugging and documentation. To simplify the commenting of the pattern file, the procedure **WRITE\_TRACE** (see section 4.5.1.4), used to write to the trace file, can optionally write to the pattern file.

**WRITE\_TRACE**, called with a string parameter, writes the string into the simulation's trace file. An optional second parameter controls whether the same string is copied into the pattern file and the string's print format. This procedure has to be adapted to the actual vector reading tool, preceding each text string with the tool's comment symbol.

Since no test vectors are generated in distributed version of the Reference CAN Model, the write accesses of **WRITE\_TRACE** to the pattern file are disabled by **USE\_SECOND\_FILE** = '0'. In order to enable those write accesses, the vector generating process has to set **USE\_SECOND\_FILE** to '1'.

Even if no text is written to the pattern file, some VHDL simulators may generate the (empty) file "**pattern**".

## A-1 List of Files

### Model Top-Directory

**README\_RefCAN.txt** - Important information about this version

simulate - the compilation and simulation environment

**.synopsys\_vss.setup** - Synopsys setup file generated by genmake

**synopsys\_sim.inc** - include file for Synopsys VSS simulator generated by genmake

**quickhdl.ini** - setup file for Mentor ModelSim generated by genmake

**modelsim.ini** - setup file for Mentor QuickHDL generated by genmake

**genmake** - generates Makefile, Depends files, and setup files for the specified simulator

**genmake.sav** - backup of genmake

**Makefile.SYNOPSYS** - backup of Synopsys Makefile

**Makefile.MG\_QuickHDL** - backup of Mentor QuickHDL Makefile

**Makefile.MG\_ModelSim** - backup of Mentor ModelSim Makefile

doc - documentation

**Users\_Manual\_V.pdf** - Users Manual

**DataSheet\_V.pdf** - Data Sheet

**can2spec.pdf** - CAN Protocol Specification Revision 2.0

reference - testbench, Reference CAN Model and packages

**Depends.SYNOPSYS** - backup of Synopsys Depends file

**Depends.MG\_QuickHDL** - backup of Mentor QuickHDL Depends file

**Depends.MG\_ModelSim** - backup of Mentor ModelSim Depends file

**definitions.vhd** - package definitions used by the Reference CAN Model

**trace\_package.vhd** - package used for trace output generation

**protocol\_testbench.vhd** - entity of protocol\_testbench

**protocol\_testbench\_struct.vhd** - architecture structural of protocol\_testbench

**can\_system.vhd** - entity of can\_system

**can\_system\_flexible.vhd** - architecture flexible of can\_system

**test\_program.vhd** - entity of test\_program

**can\_interface.vhd** - entity of can\_interface

**can\_interface\_compare.vhd** - architecture compare of can\_interface

**can\_interface\_reference.vhd** - architecture reference of can\_interface

**bus\_interface.vhd** - entity of bus\_interface

**bus\_interface\_beh.vhd** - architecture behaviour of bus\_interface

**checker.vhd** - entity of checker

**checker\_beh.vhd** - architecture behaviour of checker

**internal\_trace.vhd** - entity of internal trace component, instantiated within architecture  
reference of can\_interface

**internal\_trace\_dummy.vhd** - architecture dummy of internal\_trace (default)

implementation - an user-defined implementation should be placed here

**Depends.SYNOPSYS** - backup of Synopsys Depends file

**Depends.MG\_QuickHDL** - backup of Mentor QuickHDL Depends file

**Depends.MG\_ModelSim** - backup of Mentor ModelSim Depends file

**configuration\_implementation.vhd** - configuration of can\_interface (now REFERENCE)

**configuration\_sys\_i.vhd** - configuration of can\_system (COMPARE + REFERENCE)

example - example of a CAN implementation

**Depends.SYNOPSYS** - backup of Synopsys Depends file

**Depends.MG\_QuickHDL** - backup of Mentor QuickHDL Depends file

**Depends.MG\_ModelSim** - backup of Mentor ModelSim Depends file

**message\_buffer.vhd** - package with definitions used by architecture read\_write

**example.vhd** - architecture example of can\_interface

**configuration\_example.vhd** - configuration of can\_interface

**can\_module.vhd** - entity of can\_module

**simple.vhd** - architecture simple of can\_module

**cpu.vhd** - entity of cpu

**read\_write.vhd** - architecture read\_write of cpu

**can\_message.vhd** - entity of can\_message

**basic.vhd** - architecture basic of can\_message

**cpu\_interface.vhd** - entity of cpu\_interface

**parallel\_16\_bit.vhd** - architecture parallel\_16\_bit of cpu\_interface

**can\_control.vhd** - entity of can\_control

**timing.vhd** - architecture timing of can\_control

**configuration\_sys\_e.vhd** - configuration of can\_system (COMPARE + REFERENCE)

**buggy** - example of a buggy CAN implementation

**Depends.SYNOPSYS** - backup of Synopsys Depends file

**Depends.MG\_QuickHDL** - backup of Mentor QuickHDL Depends file

**Depends.MG\_ModelSim** - backup of Mentor ModelSim Depends file

**bad\_example.vhd** - architecture bad\_example of can\_interface

**buggy.vhd** - architecture buggy of can\_module

**configuration\_buggy.vhd** - configuration of can\_interface

**configuration\_sys\_b.vhd** - configuration of can\_system (COMPARE + REFERENCE)

**tests** - test programs with trace files

**Depends.SYNOPSYS** - backup of Synopsys Depends file

**Depends.MG\_QuickHDL** - backup of Mentor QuickHDL Depends file

**Depends.MG\_ModelSim** - backup of Mentor ModelSim Depends file

**test\_routines.vhi** - procedures used within test programs

**signal\_definition.vhi** - constants and signals to control the test program

**request\_process.vhi** - process to set /reset TRANSMISSION\_REQUEST

**tests/<test>** - each test program has its own directory

**Depends.SYNOPSYS** - backup of Synopsys Depends file

**Depends.MG\_QuickHDL** - backup of Mentor QuickHDL Depends file

**Depends.MG\_ModelSim** - backup of Mentor ModelSim Depends file

**<test>.vpp** - architecture <test> of test\_program, contains configuration cfg\_<test>

**<test>.vhd** - generated by make from <test>.vpp and include files ../\*.vhi

**cfg\_<test>.vhd** - configuration cfg\_<test> of protocol\_testbench

**cfg\_<test>\_example.vhd** - configuration cfg\_<test>\_example of protocol\_testbench

**cfg\_<test>\_buggy.vhd** - configuration cfg\_<test>\_buggy of protocol\_testbench

**<test>.trace.sav** - backup of trace file generated by simulation

<test>.e\_trace.sav - backup of trace file generated by simulation of example

<test>.b\_trace.sav - backup of trace file generated by simulation of buggy

**Note:** <test> stands for any of the reference test programs from section 3.2

objects - compiled model

**After installation of the model this directory is empty !**



## A-2 List of Figures

Figure 1	architecture <b>STRUCTURAL</b> of <b>PROTOCOL_TESTBENCH</b> . ....	27
Figure 2	architecture <b>FLEXIBLE</b> of <b>CAN_SYSTEM</b> . ....	30
Figure 3	architecture <b>COMPARE</b> of <b>CAN_INTERFACE</b> . ....	34
Figure 4	Tolerable phase shifts between compared signals (example for <b>TRANSMIT_DATA</b> ). ....	36
Figure 5	architecture <b>REFERENCE</b> of <b>CAN_INTERFACE</b> . ....	38
Figure 6	Process flow of <b>BIT_TIMING</b> . ....	40
Figure 7	Bit Timing and Phase Error. ....	41
Figure 8	Synchronization flow. ....	42
Figure 9	Hard Synchronization on <i>recessive</i> to <i>dominant</i> edge. ....	43
Figure 10	Resynchronization, Node = Receiver. ....	44
Figure 11	Resynchronization, Node = Transmitter. ....	45
Figure 12	Structure of the <b>BIT_STREAM_PROCESSOR</b> process. ....	48
Figure 13	Structure of <b>RECEIVING</b> status. ....	50
Figure 14	Structure of <b>TRANSMITTING</b> status. ....	52
Figure 15	Start of a simulation's trace file (e.g. test program emlcount). ....	55
Figure 16	Example of lost arbitration in a simulation's trace file (e.g. test program emlcount). ....	55
Figure 17	Example of CRC Error in a simulation's trace file (e.g. test program crc). ....	56
Figure 18	architecture <b>EXAMPLE</b> of <b>CAN_INTERFACE</b> . ....	58
Figure 19	architecture <b>SIMPLE</b> of <b>CAN_MODULE</b> . ....	59
Figure 20	Structure of an architecture <b>&lt;test&gt;</b> of <b>TEST_PROGRAM</b> . ....	64
Figure 21	Synchronous Start of Arbitration for an Implementation and 3 RefCANs. ....	68
Figure 22	Structure of different CAN Components. ....	70
Figure 23	Verification of a CAN module of an embedded microcontroller. ....	73
Figure 24	Template for a testbench configuration. ....	75
Figure 25	Testbench configuration for test program <b>BAUDRATE</b> simulating architecture <b>EXAMPLE</b> . ....	76
Figure 26	architecture <b>TEMPLATE</b> of <b>TEST_PROGRAM</b> . ....	77

## A-3 List of Tables

Table 1	Address map of the CAN module's message memory in architecture <b>BASIC</b> . ....	60
Table 2	Address map of the CAN module's control register in architecture <b>TIMING</b> . ....	61
Table 3	Features of the architecture <b>READ_WRITE</b> of <b>CPU</b> . ....	62

## A-4 Related Documents

- CAN Specification Revision 2.0 Part A and B

## A-5 CAN Services

Actual information about this VHDL Reference CAN model and the CAN IP modules available at Bosch can be found on the Bosch CAN website:

<http://www.can.bosch.com>