Skip to content

Commit

Permalink
global: Switch to litex.gen.genlib.misc.
Browse files Browse the repository at this point in the history
  • Loading branch information
enjoy-digital committed Jul 6, 2023
1 parent 63c815f commit 52d6206
Show file tree
Hide file tree
Showing 4 changed files with 8 additions and 4 deletions.
3 changes: 2 additions & 1 deletion litespi/core/mmap.py
Original file line number Diff line number Diff line change
Expand Up @@ -5,7 +5,8 @@
# SPDX-License-Identifier: BSD-2-Clause

from migen import *
from migen.genlib.misc import WaitTimer

from litex.gen.genlib.misc import WaitTimer

from litex.soc.interconnect import wishbone, stream
from litex.gen.common import reverse_bytes
Expand Down
3 changes: 2 additions & 1 deletion litespi/phy/generic.py
Original file line number Diff line number Diff line change
Expand Up @@ -6,7 +6,8 @@

from migen import *
from migen.genlib.cdc import MultiReg
from migen.genlib.misc import WaitTimer

from litex.gen.genlib.misc import WaitTimer

from litespi.common import *

Expand Down
3 changes: 2 additions & 1 deletion litespi/phy/generic_ddr.py
Original file line number Diff line number Diff line change
Expand Up @@ -6,7 +6,8 @@

from migen import *
from migen.genlib.cdc import MultiReg
from migen.genlib.misc import WaitTimer

from litex.gen.genlib.misc import WaitTimer

from litespi.common import *
from litespi.clkgen import DDRLiteSPIClkGen
Expand Down
3 changes: 2 additions & 1 deletion litespi/phy/generic_sdr.py
Original file line number Diff line number Diff line change
Expand Up @@ -6,7 +6,8 @@
# SPDX-License-Identifier: BSD-2-Clause

from migen import *
from migen.genlib.misc import WaitTimer

from litex.gen.genlib.misc import WaitTimer

from litespi.common import *
from litespi.clkgen import LiteSPIClkGen
Expand Down

0 comments on commit 52d6206

Please sign in to comment.