Skip to content

Commit

Permalink
[NFC] Add one test to verify the sign_extend of vector type.
Browse files Browse the repository at this point in the history
  • Loading branch information
QingShan Zhang committed Nov 11, 2019
1 parent e0012c5 commit add7f2a
Showing 1 changed file with 17 additions and 0 deletions.
17 changes: 17 additions & 0 deletions llvm/test/CodeGen/ARM/signext-inreg.ll
Original file line number Diff line number Diff line change
@@ -0,0 +1,17 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=armv8 -mattr=+mve | FileCheck %s
define <4 x i32> @test(<4 x i32> %m) {
; CHECK-LABEL: test:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: vmov d1, r2, r3
; CHECK-NEXT: vmov d0, r0, r1
; CHECK-NEXT: vshl.i32 q0, q0, #24
; CHECK-NEXT: vshr.s32 q0, q0, #24
; CHECK-NEXT: vmov r0, r1, d0
; CHECK-NEXT: vmov r2, r3, d1
; CHECK-NEXT: bx lr
entry:
%shl = shl <4 x i32> %m, <i32 24, i32 24, i32 24, i32 24>
%shr = ashr exact <4 x i32> %shl, <i32 24, i32 24, i32 24, i32 24>
ret <4 x i32> %shr
}

0 comments on commit add7f2a

Please sign in to comment.