Skipped large fabric_independent_bitstream.xml writing in CI

[ganeshgore]

Motivate of the pull request

• To address an existing issue. If so, please provide a link to the issue: [Optimizing CI runtime] Benchmark sweep task in CI do not need to run Verilog or bitstream generation #640
• Breaking new feature. If so, please describe the details in the description part.

Describe the technical details

What is currently done? (Provide issue link if applicable)

What does this pull request change?

Which part of the code base require a change

• VPR
• Tileable routing architecture generator
• OpenFPGA libraries
• FPGA-Verilog
• FPGA-Bitstream
• FPGA-SDC
• FPGA-SPICE
• Flow scripts
• Architecture library
• Cell library
• Documentation
• Regression tests
• Continous Integration (CI) scripts

Impact of the pull request

• Require a change on Quality of Results (QoR)
• Break back-compatibility. If so, please list who may be influenced.