## Capabilities, MMIO and Robust Safety

March 10, 2020

### 1 Memory Mapped I/O: Operational Semantics

The proposal is to simply represent read and writes to memory-mapped IO addresses as events in a trace. This says nothing a priori about devices that might be connected to these IO regions. In particular, without additional assumptions, reading a byte from a memory-mapped region just returns an arbitrary value.

If at some point we want to reason under the assumption that we are connected to a specific device that reacts in a specific way, we can express that as an extra Separation Logic assertion, that we assume as a pre-condition, and that restricts the set of different traces that we might observe.

 $\begin{array}{lll} \text{EventTy} & := & \text{IOWrite} \mid \text{IORead} \\ \text{Event} & := & \text{EventTy} \times \text{Addr} \times \mathbb{Z} \\ \text{Trace} & := & \text{list Event} \\ \text{State} & := & \underbrace{\text{Reg} \times \text{Mem}}_{\text{INSTACE}} \times \text{Trace} \\ \end{array}$ 

Values of type State represent the state of a configuration in the small-step operational semantics. In this setup, we assume the whole semantics to be parameterized by the range of memory-mapped addresses: MMIO.

$$\mathsf{MMIO} := [\mathsf{MMIO}_b, \mathsf{MMIO}_e)$$

*NB*: An alternative presentation would be to make this range an immutable part of State. It probably does not really matter in the end, we should do whatever makes our life easier for instantiating Iris with the semantics.

In the (current) operational semantics without MMIO, the operational semantics of the Load instruction is:

$$\frac{r[\operatorname{src}] = (p, g, b, e, a) \quad \text{readAllowed } p \quad a \in [b, e)}{(r, m) \xrightarrow{\text{Load dst src}} (r[\operatorname{dst} := m[a]], m)}$$

With MMIO, we obtain two rules:

$$\frac{r[\operatorname{src}] = (p,g,b,e,a)}{r[\operatorname{src}] = (p,g,b,e,a)} \quad \underset{\text{readAllowed } p}{\operatorname{readAllowed } p} \quad a \in [b,e) \quad a \notin \mathsf{MMIO}$$
 
$$\frac{r[\operatorname{src}] = (p,g,b,e,a)}{r[\operatorname{src}] = (p,g,b,e,a)} \quad \underset{\text{readAllowed } p}{\operatorname{readAllowed } p} \quad a \in [b,e) \quad a \in \mathsf{MMIO}$$
 
$$\frac{r[\operatorname{src}] = (p,g,b,e,a)}{r[\operatorname{src}] = (p,g,b,e,a)} \quad \underset{\text{readAllowed } p}{\operatorname{readAllowed } p} \quad a \in [b,e) \quad a \in \mathsf{MMIO}$$

Notice how in the second rule, we read an arbitrary integer x, and record it in the trace.

**Remark:** With this presentation, the specification of the "machine" is very much decoupled from the model of the devices it might be communicating with. This is a good thing, I think.

Nevertheless, one could consider an alternative presentation where the model of the devices is more tightly integrated with the semantics of the machine. For instance, one could make the operational semantics parameterized with the devices' model, where each device is modeled as having some internal state, the ability to react on reads or writes, or to perform an internal step. Then, the operational semantics would either step the usual way, or whenever a device steps.

I believe this would be somewhat similar to the semantics of I/O system calls through a foreign function interfaces as formalized in CakeML [FPK+18].

**Remark:** Alix says that the proposed style of operational semantics (using a trace) is close to the semantics of volatile as in CompCert—which is also how memory mapped addresses seem to be exposed to C compilers in practice. So this is probably a good sign.

# 2 Separation Logic Resources

We added a trace as part of the state, so we wish to also expose it as a Separation Logic assertion.

The simplest way to do that is to directly expose the complete trace. In that case, the state interpretation additionally holds a resource for the trace:

state\_interp 
$$(r, m, t) := \dots * \begin{bmatrix} \bar{\bullet} & \bar{t} \end{bmatrix}^{\gamma_T}$$

The user then works with assertions of the form  $\left[ \circ t^{T} \right]^{\gamma_{T}}$ . Such an assertion is not duplicable, and grants full ownership over the trace. In particular, it allows one to *update* the trace by emitting events, i.e. by performing I/O operations.

The wp-rules for Load and Store need to be updated consequently. For instance, the rule for a Load reading the integer x on a MMIO address a now requires  $[ \circ t ]^{\gamma_T}$  in the pre-condition (for some t), and provides  $[ \circ (IORead, a, x) :: t ]^{\gamma_T}$  in the post-condition.

The corresponding resource algebra is  $\operatorname{Auth}(\operatorname{Ex}(\operatorname{Trace})).$  A few relevant rules are:

$$\begin{bmatrix} \bullet t_1^{\gamma_T} & * \begin{bmatrix} \circ t' \end{bmatrix}^{\gamma_T} & * \begin{bmatrix} t = t' \end{bmatrix} \\ \bullet t_1^{\gamma_T} & * \begin{bmatrix} \circ t' \end{bmatrix}^{\gamma_T} & * \begin{bmatrix} t = t' \end{bmatrix} \\ \circ t_1^{\gamma_T} & * \begin{bmatrix} \circ t' \end{bmatrix} & * \text{False} \\ \bullet t_1^{\gamma_T} & * \begin{bmatrix} \bullet t \end{bmatrix}^{\gamma_T} & * \begin{bmatrix} \bullet t' \end{bmatrix}^{\gamma_T} \end{bmatrix}$$

**Remark:** This is very coarse-grained: either one has the full ownership for performing I/O and reasoning about it, or one cannot know anything about it.

A first extension could be to allow observing prefixes of the trace (since events can only be appended to the trace). The observation that the trace has a given prefix would be duplicable.

Another extension, that seems very useful for modular reasoning, would be to allow splitting the trace along separate range of addresses. Concretely, a trace containing events about the range of MMIO addresses [a,c) could be split into two traces, granting ownership over events on addresses [a,b) and [b,c) respectively. Note that recombining these two traces would only yield some unspecified interleaving of the events from the two traces, and not necessarily yield the original trace.

One application of this second extension could be the verification of an example involving "multiplexed" I/O, where two separate parts of the code are granted separate ownership over separate MMIO addresses. These two separate pieces of code would be verified separately; then, in the end, one could prove that one gets *some* interleaving of all the events emitted by both components.

## 3 Toplevel Theorem (à la OCPL)

Let us start with a brief recap of the toplevel "Robust Safety" theorem for OCPL itself (and its key ingredients), then the extension (by Thomas) of OCPL to include a print capability, and finally move to the capability machine setting.

#### 3.1 OCPL

The RobustSafety theorem of OCPL is as follows:

$$C \in AdvCtx$$
 
$$e \text{ closed } \{\mathsf{True}\}\ e \ \{x. \ \mathsf{lowval}\ x\} \qquad (C[e]); (\emptyset, \mathsf{OK}) \longrightarrow^* T'; (h', g')$$
 
$$q' = \mathsf{OK}$$

For any closed expression e, if e has been verified to only return low values, then running e wrapped in an adversarial context C from an initial state, then we can observe that every reachable state is good ( $g' = \mathsf{OK}$  means that no assertion has failed in e).

 $C \in AdvCtx$  means that C cannot contain assertions (otherwise one could trivially contradict the theorem by taking  $C[\cdot] = \text{assert false}$ ), and cannot contain references to raw memory locations (otherwise one could directly access e's private state, invalidating the local state encapsulation mechanisms).

lowval x intuitively means that x cannot be used to directly access private (or "high") locations. It is formally defined using a logical relation "lift  $\Psi$  v", which more generally asserts that the value v only gives direct access to locations that satisfy the predicate  $\Psi$ .

```
\begin{array}{ll} \operatorname{lift} \Psi \left(\operatorname{rec} f \; x. \; e\right) & \triangleq & \triangleright \forall v. \; \{\operatorname{lift} \Psi \; v\} \; e[v/x, \operatorname{rec} f \; x. \; e/f] \; \{y. \; \operatorname{lift} \Psi \; y\} \\ \operatorname{lift} \Psi \left(v_1, v_2\right) & \triangleq & \triangleright \left(\operatorname{lift} \Psi \; v_1, \operatorname{lift} \Psi \; v_2\right) \\ \operatorname{lift} \Psi \; \ell & \triangleq & \Psi \; \ell \end{array}
```

Then, lowval x is defined as lift lowloc x, where lowloc is a predicate characterizing the region of memory containing "low locations" (distinct from the other region containing "high locations").

#### 3.2 OCPL with print

In Thomas' extension of OCPL, a new value  $\mathsf{Out}$  is added, denoting an "output object capability", as well as a print primitive, where  $\mathsf{print}$   $\mathsf{Out}$  v effectively "prints" the value v, i.e. adds it to the trace of printed values.

One then wants to be able to encapsulate the use of Out, for instance by defining object capabilities that enforce some invariants on the values being printed. In that setting, Out is considered as a "high" value:

FIXME: Thomas, I realize that this is less general that what you have (I think?), since in your case Out *can* be low, if the trace predicate is equivalent to True. But I don't know how to state that in a setting where the predicate is not directly embedded in the definitions...

lift 
$$\Psi$$
 Out  $\triangleq$  False

The theorem then becomes:

That is, if e has been verified under the assumption that the predicate P holds as a trace invariant, then executing e in an adversarial context yields a trace that does satisfy P.

 $C \in AdvCtx$  also has to be extended to forbid C from containing Out.

#### 3.3 Capability Machine with MMIO

Similarly to lift, we can generalize the existing logical relation to thread a constraint on directly accessible memory locations. One would parameterize the value, expression and register relations (V, ER and RR) with a predicate  $\Psi$  on addresses.

Then, for any permission p that includes either the R or W bit,  $\mathcal V$  is extended as follows:

$$\mathcal{V}^{\Psi}(p,g,b,e,a) \triangleq \underbrace{\cdots}_{\text{as before}} * [\forall a' \in [b,e). \ \Psi(a')]$$

Then,  $\mathcal{E}^{\Psi}$  and  $\mathcal{R}^{\Psi}$  are simplify defined by threading the extra  $\Psi$  parameter through the existing definition.

Finally, for our relation to characterize "low values" that do not give direct access to MMIO addresses, one would instantiate  $\Psi$  with a predicate  $\overline{\mathsf{MMIO}}$  that excludes memory mapped addresses:

$$\overline{\mathsf{MMIO}}(a) \triangleq a \notin \mathsf{MMIO}$$

Then,  $\mathcal{V}^{\overline{\text{MMIO}}}$  is similar to the lowval predicate of OCPL. Intuitively, a value in the relation does not directly point to memory-mapped locations, and also does not leak memory-mapped location through registers when interacting with other code.

**Remark:** As stated above, the "generalized" value relation is in fact not very useful for instantiation of  $\Psi$  other than  $\overline{\mathsf{MMIO}}$ . Indeed, even if  $\Psi$  does allow referring to addresses in the MMIO region, the value relation does not grant any corresponding resources. The fix would be to use the generalized trace resources mentioned previously, and grant ownership for the part of the trace corresponding to addresses in  $[b,e) \cap \mathsf{MMIO}$ .

Then, the toplevel theorem would be:

$$\frac{\left[\exists t. \left[ \overbrace{\circ} \underbrace{t}\right]^{\gamma_T} * P(t) \right]^{\iota} \vdash \mathcal{V}^{\overline{\mathsf{MMIO}}}(E, g, b, e, a)}{(r[\mathrm{PC} := (E, g, b, e, a)], m, \emptyset) \longrightarrow^* (r', m', t)}{P(t)}$$

FIXME: We need to add refine the assumptions of the theorem so that it has a chance of being true. One needs to add either a "syntactic condition" over thee state of the initial memory, or link with an initial boot-code and assume require the boot-code has a specification that entails the syntactic condition.

### References

[FPK+18] Hugo Férée, Johannes Åman Pohjola, Ramana Kumar, Scott Owens, Magnus O. Myreen, and Son Ho. Program verification in the presence of I/O: Semantics, verified library routines, and verified applications. In Ruzica Piskac and Philipp Rümmer, editors, Verified Software. Theories, Tools, and Experiments (VSTTE), volume 11294 of Lecture Notes in Computer Science. Springer, 2018.