

Implementing a Capability Machine model into Iris

Aïna Linn Georges

Alix Trieu

Lars Birkedal

Aarhus University

ageorges@cs.au.dk

October 25, 2019

Overview

Capability Machines

What is a Capability Machine?

Reasoning about Capability Safety

Program Logic

Abstract Instructions

A Unary Logical Relation for Reasoning about Semantic Properties
of an Untyped Language

Conclusion

Layers of Abstraction

Programming Languages

Assembly Language

Machine Code

...

Layers of Abstraction

Programming Languages

- ▶ Local State Encapsulation

Assembly Language

Machine Code

...

Layers of Abstraction

Programming Languages

- ▶ Local State Encapsulation
- ▶ Well Bracketed Control Flow

Assembly Language

Machine Code

...

Layers of Abstraction

Programming Languages

- ▶ Local State Encapsulation
- ▶ Well Bracketed Control Flow

Assembly Language

- ▶ Programs lie in Memory, Program Counter, ...

Machine Code

...

Layers of Abstraction

Programming Languages

- ▶ Local State Encapsulation
- ▶ Well Bracketed Control Flow

Assembly Language

- ▶ Programs lie in Memory, Program Counter, ...
- ▶ Arbitrary Pointer Manipulation

Machine Code

...

Layers of Abstraction

Programming Languages

- ▶ Local State Encapsulation
- ▶ Well Bracketed Control Flow

Assembly Language

- ▶ Programs lie in Memory, Program Counter, ...
- ▶ Arbitrary Pointer Manipulation
- ▶ Arbitrary Jumps

Machine Code

...

Layers of Abstraction

Programming Languages

- ▶ Local State Encapsulation
- ▶ Well Bracketed Control Flow

Assembly Language

- ▶ Programs lie in Memory, Program Counter, ...
- ▶ Arbitrary Pointer Manipulation
- ▶ Arbitrary Jumps

Machine Code

- ▶ Instruction Decoding, Cache, etc.


...

Capability: An unforgeable token of authority




Capability Machine

Capability: An unforgeable token of authority





Capability Machine

Capability: An unforgeable token of authority




Capability Machine

Capability: An unforgeable token of authority




Local State Encapsulation




```
1 push r_stk 1
2 scall r
3 pop r_stk r_1
4 assert r_1 1
5 halt
```

Local State Encapsulation




```
1 push r_stk 1
2 scall r
3 pop r_stk r_1
4 assert r_1 1
5 halt
```

Local State Encapsulation




```
1 push r_stk 1
2 scall r
3 pop r_stk r_1
4 assert r_1 1
5 halt
```


Well Bracketed Control Flow




```
1 push r_stk 1
2 scall r ([r])
3 pop r_stk r_1
4 assert r_1 1
5 push r_stk 2
6 scall r
7 halt
```

Well Bracketed Control Flow




```
1 push r_stk 1
2 scall r ([r])
3 pop r_stk r_1
4 assert r_1 1
5 push r_stk 2
6 scall r
7 halt
```

Well Bracketed Control Flow




```
1 push r_stk 1
2 scall r ([r])
3 pop r_stk r_1
4 assert r_1 1
5 push r_stk 2
6 scall r
7 halt
```

Well Bracketed Control Flow




```
1 push r_stk 1
2 scall r ([r])
3 pop r_stk r_1
4 assert r_1 1
5 push r_stk 2
6 scall r
7 halt
```

Well Bracketed Control Flow



```
1 push r_stk 1
2 scall r ([r])
3 pop r_stk r_1
4 assert r_1 1
5 push r_stk 2
6 scall r
7 halt
```

Well Bracketed Control Flow



```
1 push r_stk 1
2 scall r ([r])
3 pop r_stk r_1
4 assert r_1 1
5 push r_stk 2
6 scall r
7 halt
```


Local Capabilities

(p, **Local**, b, e, a)


(p, **Global**, b, e, a)

Local Capabilities

(p, **Local**, b, e, a)




(p, **Global**, b, e, a)




Local Capabilities

(p, **Local**, b, e, a)



well-bracketed

(p, **Global**, b, e, a)



not well-bracketed

Expressing Capability Safety

- ▶ using a Program Logic

Expressing Capability Safety

- ▶ using a Program Logic
- ▶ using a Logical Relation to capture invariants on the type system

Expressing Capability Safety

- ▶ using a Program Logic
- ▶ using a Logical Relation to capture invariants on the type system
- ▶ **using a Logical Relation on an untyped (or uni-typed) language to capture semantic properties of the language**

Expressing Capability Safety

- ▶ using a Program Logic
- ▶ using a Logical Relation to capture invariants on the type system
- ▶ **using a Logical Relation on an untyped (or uni-typed) language to capture semantic properties of the language**
 1. embed the language into Iris

Expressing Capability Safety

- ▶ using a Program Logic
- ▶ using a Logical Relation to capture invariants on the type system
- ▶ **using a Logical Relation on an untyped (or uni-typed) language to capture semantic properties of the language**
 1. embed the language into Iris
 2. define a program logic by proving Hoare Triples

Expressing Capability Safety

- ▶ using a Program Logic
- ▶ using a Logical Relation to capture invariants on the type system
- ▶ **using a Logical Relation on an untyped (or uni-typed) language to capture semantic properties of the language**
 1. embed the language into Iris
 2. define a program logic by proving Hoare Triples
 3. define the logical relation

Expressing Capability Safety

- ▶ using a Program Logic
- ▶ using a Logical Relation to capture invariants on the type system
- ▶ **using a Logical Relation on an untyped (or uni-typed) language to capture semantic properties of the language**
 1. embed the language into Iris
 2. define a program logic by proving Hoare Triples
 3. define the logical relation
 4. prove the fundamental theorem of logical relations

Expressing Capability Safety

- ▶ using a Program Logic
- ▶ using a Logical Relation to capture invariants on the type system
- ▶ **using a Logical Relation on an untyped (or uni-typed) language to capture semantic properties of the language**
 1. embed the language into Iris
 2. define a program logic by proving Hoare Triples
 3. define the logical relation
 4. prove the fundamental theorem of logical relations
 5. use the logical relation to prove examples that rely on LSE and WBCF with calls to unknown adversary

$$(reg, mem) \rightarrow (reg', mem')$$

$$(reg, mem) \rightarrow (reg', mem')$$

► Instr Executable

$$(reg, mem) \rightarrow (reg', mem')$$

- ▶ Instr Executable
- ▶ Instr Halted

Abstract Instructions

$$(reg, mem) \rightarrow (reg', mem')$$

- ▶ Instr Executable
- ▶ Instr Halted
- ▶ Instr Failed

Abstract Instructions

$$(reg, mem) \rightarrow (reg', mem')$$

- ▶ Instr Executable
- ▶ Instr Halted \rightarrow HaltedV
- ▶ Instr Failed \rightarrow FailedV

Hoare Triples of the Program Logic: Success

$$\begin{aligned} & \text{decode}(w) = \text{Load dst src} \\ & \wedge \text{isCorrectPC} ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc}) \\ & \wedge \text{readAllowed } p_{src} \wedge \text{withinBounds } (b_{src}, e_{src}, a_{src}) \\ & \wedge p_{pc} \sqsubseteq p'_{pc} \wedge p_{src} \sqsubseteq p'_{src} \\ & \{ \{ \{ \text{PC} \mapsto_r ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc}) * a_{pc} \mapsto_a [p'_{pc}]w \\ & \quad * \text{dst} \mapsto_r w_{dst} * \text{src} \mapsto_r ((p_{src}, g_{src}), b_{src}, e_{src}, a_{src}) \\ & \quad * a_{src} \mapsto_a [p'_{src}]w_{src} \} \} \} \\ & \text{Instr Executable} \\ & \{ \{ \{ \} \} \} \end{aligned}$$

Hoare Triples of the Program Logic: Success

$$\begin{aligned} & \text{decode}(w) = \text{Load dst src} \\ & \wedge \text{isCorrectPC}((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc}) \\ & \wedge \text{readAllowed } p_{src} \wedge \text{withinBounds}(b_{src}, e_{src}, a_{src}) \\ & \wedge p_{pc} \sqsubseteq p'_{pc} \wedge p_{src} \sqsubseteq p'_{src} \\ & \{ \{ \{ \text{PC} \mapsto_r ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc}) * a_{pc} \mapsto_a [p'_{pc}]w \\ & \quad * \text{dst} \mapsto_r w_{dst} * \text{src} \mapsto_r ((p_{src}, g_{src}), b_{src}, e_{src}, a_{src}) \\ & \quad * a_{src} \mapsto_a [p'_{src}]w_{src} \} \} \} \\ & \text{Instr Executable} \\ & \{ \{ \{ \text{PC} \mapsto_r ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc} + 1) \} \} \} \end{aligned}$$

Hoare Triples of the Program Logic: Success

$decode(w) = \text{Load dst src}$

$\wedge \text{isCorrectPC} ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc})$

$\wedge \text{readAllowed } p_{src} \wedge \text{withinBounds } (b_{src}, e_{src}, a_{src})$

$\wedge p_{pc} \sqsubseteq p'_{pc} \wedge p_{src} \sqsubseteq p'_{src}$

$\{ \{ \{ \text{PC} \mapsto_r ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc}) * a_{pc} \mapsto_a [p'_{pc}] w$
 $* \text{dst} \mapsto_r w_{dst} * \text{src} \mapsto_r ((p_{src}, g_{src}), b_{src}, e_{src}, a_{src})$
 $* a_{src} \mapsto_a [p'_{src}] w_{src} \} \} \}$

Instr Executable

$\{ \{ \{ \text{PC} \mapsto_r ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc} + 1) * a_{pc} \mapsto_a [p'_{pc}] w \} \} \}$

Hoare Triples of the Program Logic: Success

$$\begin{aligned} & \text{decode}(w) = \text{Load dst src} \\ & \wedge \text{isCorrectPC}((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc}) \\ & \wedge \text{readAllowed } p_{src} \wedge \text{withinBounds}(b_{src}, e_{src}, a_{src}) \\ & \wedge p_{pc} \sqsubseteq p'_{pc} \wedge p_{src} \sqsubseteq p'_{src} \\ & \{ \{ \{ \text{PC} \mapsto_r ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc}) * a_{pc} \mapsto_a [p'_{pc}]w \\ & \quad * \text{dst} \mapsto_r w_{dst} * \text{src} \mapsto_r ((p_{src}, g_{src}), b_{src}, e_{src}, a_{src}) \\ & \quad * a_{src} \mapsto_a [p'_{src}]w_{src} \} \} \} \\ & \text{Instr Executable} \\ & \{ \{ \{ \text{PC} \mapsto_r ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc} + 1) * a_{pc} \mapsto_a [p'_{pc}]w \\ & \quad * \text{dst} \mapsto_r w_{src} \} \} \} \end{aligned}$$

Hoare Triples of the Program Logic: Success

$$\begin{aligned} & \text{decode}(w) = \text{Load dst src} \\ & \wedge \text{isCorrectPC}((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc}) \\ & \wedge \text{readAllowed } p_{src} \wedge \text{withinBounds}(b_{src}, e_{src}, a_{src}) \\ & \wedge p_{pc} \sqsubseteq p'_{pc} \wedge p_{src} \sqsubseteq p'_{src} \\ & \{ \{ \{ \text{PC} \mapsto_r ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc}) * a_{pc} \mapsto_a [p'_{pc}]w \\ & \quad * \text{dst} \mapsto_r w_{dst} * \text{src} \mapsto_r ((p_{src}, g_{src}), b_{src}, e_{src}, a_{src}) \\ & \quad * a_{src} \mapsto_a [p'_{src}]w_{src} \} \} \} \\ & \text{Instr Executable} \\ & \{ \{ \{ \text{PC} \mapsto_r ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc} + 1) * a_{pc} \mapsto_a [p'_{pc}]w \\ & \quad * \text{dst} \mapsto_r w_{src} * \text{src} \mapsto_r ((p_{src}, g_{src}), b_{src}, e_{src}, a_{src}) \} \} \} \end{aligned}$$

Hoare Triples of the Program Logic: Success

$$\begin{aligned} & \text{decode}(w) = \text{Load dst src} \\ & \wedge \text{isCorrectPC } ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc}) \\ & \wedge \text{readAllowed } p_{src} \wedge \text{withinBounds } (b_{src}, e_{src}, a_{src}) \\ & \wedge p_{pc} \sqsubseteq p'_{pc} \wedge p_{src} \sqsubseteq p'_{src} \\ & \{ \{ \{ \text{PC} \mapsto_r ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc}) * a_{pc} \mapsto_a [p'_{pc}] w \\ & \quad * \text{dst} \mapsto_r w_{dst} * \text{src} \mapsto_r ((p_{src}, g_{src}), b_{src}, e_{src}, a_{src}) \\ & \quad * a_{src} \mapsto_a [p'_{src}] w_{src} \} \} \} \\ & \text{Instr Executable} \\ & \{ \{ \{ \text{PC} \mapsto_r ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc} + 1) * a_{pc} \mapsto_a [p'_{pc}] w \\ & \quad * \text{dst} \mapsto_r w_{src} * \text{src} \mapsto_r ((p_{src}, g_{src}), b_{src}, e_{src}, a_{src}) \\ & \quad * a_{src} \mapsto_a [p'_{src}] w_{src} \} \} \} \end{aligned}$$

Points to Predicate with Permissions

$$a \mapsto_a [RWL]w$$

Points to Predicate with Permissions

$$a \mapsto_a [RWL]w \rightarrow a \mapsto_a [RWL]((p, Local), b, e, l)$$

Points to Predicate with Permissions

$$\begin{aligned} a \mapsto_a [RWL]w &\rightarrow a \mapsto_a [RWL]((p, Local), b, e, l) \\ &\rightarrow a \mapsto_a [RW]((p, Local), b, e, l) \end{aligned}$$

Points to Predicate with Permissions

$$\begin{aligned} a \mapsto_a [RWL]w &\rightarrow a \mapsto_a [RWL]((p, Local), b, e, l) \\ &\rightarrow a \mapsto_a [RW]((p, Local), b, e, l) \\ &\rightarrow a \mapsto_a [RW]((p', Local), b', e', l')' \end{aligned}$$

Hoare Triples of the Program Logic: Failure

$$\begin{aligned} & \text{decode}(w) = \text{Load dst src} \\ & \wedge \text{isCorrectPC } ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc}) \\ & \wedge \neg \text{readAllowed } p_{src} \vee \neg \text{withinBounds } (b_{src}, e_{src}, a_{src}) \\ & \wedge p_{pc} \sqsubseteq p'_{pc} \\ & \{ \{ \{ \text{PC} \mapsto_r ((p_{pc}, g_{pc}), b_{pc}, e_{pc}, a_{pc}) * a_{pc} \mapsto_a [p'_{pc}] w \\ & \quad * \text{src} \mapsto_r ((p_{src}, g_{src}), b_{src}, e_{src}, a_{src}) \} \} \} \\ & \text{Instr Executable} \\ & \{ \{ \{ \text{FailedV}, \top \} \} \} \end{aligned}$$

The Value Relation

A unary logical relation of an un-typed language

$$\mathcal{V} : \text{Word} \rightarrow iProp \Sigma$$

The Value Relation

A unary logical relation of an un-typed language

$$\mathcal{V} : \textit{World} \rightarrow \textit{Word} \rightarrow \textit{iProp } \Sigma$$

- ▶ Reasoning about local state: **World**
A collection of state transition systems

A unary logical relation of an un-typed language

$$\mathcal{V} : \text{World} \rightarrow \text{Word} \rightarrow iProp \Sigma$$

- ▶ Reasoning about local state: **World**
A collection of state transition systems

$$\mathcal{V}(W)(z) \triangleq \exists z' \in \mathbb{Z}. z = z'$$

$$\mathcal{V}(W)((\text{ro}, g), b, e, a) \triangleq \exists p', \text{ro} \sqsubseteq p' * \text{read_write_cond}(p', b, e)$$

$$\begin{aligned} \mathcal{V}(W)((\text{rx}, g), b, e, a) &\triangleq \exists p', \text{rx} \sqsubseteq p' * \text{read_write_cond}(p', b, e) \\ &* \Box \text{exec_cond}(W)(p, g, b, e) \end{aligned}$$

The Execute Condition

$$\text{exec_cond}(W)(p,g,b,e) \triangleq \begin{cases} \forall a \in [b \ e], W' \sqsubseteq_{pub} W. \\ \quad \triangleright \mathcal{E}(W')(((p, g), b, e, a)) \quad g = Local \\ \\ \forall a \in [b \ e], W' \sqsubseteq_{priv} W. \\ \quad \triangleright \mathcal{E}(W')(((p, g), b, e, a)) \quad g = Global \end{cases}$$

The Expression Relation

$$\begin{aligned}\mathcal{E}(W)(pc) &\triangleq \forall r, \mathcal{R}(W)(r) * \text{context}(W)(r[\text{PC} := pc]) \\ &\quad \rightarrow * \text{WP Seq (Instr Executable)} \\ &\quad \{v, v = \text{HaltedV} \implies \exists W' r', W' \sqsubseteq_{\text{priv}} W \\ &\quad * \text{context}(W')(r')\}\end{aligned}$$

The Expression Relation

$$\begin{aligned}\mathcal{E}(W)(pc) &\triangleq \forall r, \mathcal{R}(W)(r) * \text{context}(W)(r[\text{PC} := pc]) \\ &\quad \rightarrow * \text{WP Seq (Instr Executable)} \\ &\quad \{v, v = \text{HaltedV} \implies \exists W' r', W' \sqsubseteq_{\text{priv}} W \\ &\quad * \text{context}(W')(r')\}\end{aligned}$$

$$\text{context}(W)(r) = ?$$

The Expression Relation

$$\begin{aligned}\mathcal{E}(W)(pc) &\triangleq \forall r, \mathcal{R}(W)(r) * \text{context}(W)(r[\text{PC} := pc]) \\ &\quad -* \text{WP Seq (Instr Executable)} \\ &\quad \{v, v = \text{HaltedV} \implies \exists W' r', W' \sqsubseteq_{\text{priv}} W \\ &\quad \quad * \text{context}(W')(r')\}\end{aligned}$$

$$\text{context}(W)(r) = (*_{r_i \mapsto w \in r} r_i \mapsto_r w) \wedge \text{full_map } r$$

The Expression Relation

$$\begin{aligned}\mathcal{E}(W)(pc) &\triangleq \forall r, \mathcal{R}(W)(r) * \text{context}(W)(r[PC := pc]) \\ &\quad * \text{WP Seq (Instr Executable)} \\ &\quad \{v, v = \text{HaltedV} \implies \exists W' r', W' \sqsubseteq_{\text{priv}} W \\ &\quad * \text{context}(W')(r')\}\end{aligned}$$

$$\begin{aligned}\text{context}(W)(r) = & \left(\bigstar_{r_i \mapsto w \in r} r_i \mapsto_r w \right) \wedge \text{full_map } r \\ & * \text{na_inv } \gamma_{na} \top\end{aligned}$$

The Expression Relation

$$\begin{aligned}\mathcal{E}(W)(pc) &\triangleq \forall r, \mathcal{R}(W)(r) * \text{context}(W)(r[PC := pc]) \\ &\quad * \text{WP Seq (Instr Executable)} \\ &\quad \{v, v = \text{HaltedV} \implies \exists W' r', W' \sqsubseteq_{\text{priv}} W \\ &\quad * \text{context}(W')(r')\}\end{aligned}$$

$$\begin{aligned}\text{context}(W)(r) = & \left(\bigstar_{r_i \mapsto w \in r} r_i \mapsto_r w \right) \wedge \text{full_map } r \\ & * \text{na_inv } \gamma_{na} \top \\ & * \text{sts_full } W\end{aligned}$$

The Expression Relation

$$\begin{aligned}\mathcal{E}(W)(pc) &\triangleq \forall r, \mathcal{R}(W)(r) * \text{context}(W)(r[PC := pc]) \\ &\quad * \text{WP Seq (Instr Executable)} \\ &\quad \{v, v = \text{HaltedV} \implies \exists W' r', W' \sqsubseteq_{\text{priv}} W \\ &\quad * \text{context}(W')(r')\}\end{aligned}$$


$$\begin{aligned}\text{context}(W)(r) = & \left(\bigstar_{r_i \mapsto w \in r} r_i \mapsto_r w \right) \wedge \text{full_map } r \\ & * \text{na_inv } \gamma_{\text{na}} \top \\ & * \text{sts_full } W \\ & * \text{region } W\end{aligned}$$

The Fundamental Theorem of Logical Relations

If we can read a region, and that region is safe, we can safely execute it

$$(p = \text{RX} \vee p = \text{RWX} \vee p = \text{RWLX}) \implies \\ \text{read_write_cond } (p, b, e) \implies \mathcal{E}(W)((p, g), b, e, a))$$

We use the FTLR to reason about calls to an unknown adversary



```
1 push r_stk 1
2 scall r
3 pop r_stk r_1
4 assert r_1 1
5 halt
```

Conclusion

- ▶ Embedding of a Capability Machine into Iris
- ▶ The Program Logic
- ▶ A unary Logical Relation for an Untyped Capability Machine Language
- ▶ Fundamental Theorem of Logical Relations
- ▶ Reason about examples that rely on Local Stack
Encapsulation and Well-Bracketed Control Flow with calls to an unknown adversary

References



John Smith (2012)

Title of the publication

Journal Name 12(3), 45 – 678.