-
Notifications
You must be signed in to change notification settings - Fork 736
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
[fpga] Increase CW310 base clock frequency to 24 MHz
Set clock frequencies for CW310 to the following clk_main: 24 MHz clk_io_div4: 6 MHz Also improve the SPI_HOST timing constraints to have the correct max frequency, in addition to multicycle paths reflecting the correct capture edges. Signed-off-by: Alexander Williams <awill@opentitan.org>
- Loading branch information
Showing
6 changed files
with
182 additions
and
54 deletions.
There are no files selected for viewing
This file was deleted.
Oops, something went wrong.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file was deleted.
Oops, something went wrong.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,21 @@ | ||
CAPI=2: | ||
# Copyright lowRISC contributors. | ||
# Licensed under the Apache License, Version 2.0, see LICENSE for details. | ||
# SPDX-License-Identifier: Apache-2.0 | ||
|
||
# TODO: long term this should be merged into AST. | ||
|
||
name: "lowrisc:systems:clkgen_xil7series" | ||
description: "Clock generation infrastructure for Xilinx 7-Series FPGAs." | ||
filesets: | ||
files_rtl: | ||
files: | ||
- rtl/clkgen_xil7series.sv | ||
# piggy-back here for now | ||
- rtl/usr_access_xil7series.sv | ||
file_type: systemVerilogSource | ||
|
||
targets: | ||
default: | ||
filesets: | ||
- files_rtl |
This file was deleted.
Oops, something went wrong.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,126 @@ | ||
// Copyright lowRISC contributors. | ||
// Licensed under the Apache License, Version 2.0, see LICENSE for details. | ||
// SPDX-License-Identifier: Apache-2.0 | ||
|
||
module clkgen_xil7series # ( | ||
// Add BUFG if not done by downstream logic | ||
parameter bit AddClkBuf = 1 | ||
) ( | ||
input clk_i, | ||
input rst_ni, | ||
input srst_ni, | ||
output clk_main_o, | ||
output clk_48MHz_o, | ||
output clk_aon_o, | ||
output rst_no | ||
); | ||
logic locked_pll; | ||
logic io_clk_buf; | ||
logic io_rst_buf_n; | ||
logic clk_25_buf; | ||
logic clk_25_unbuf; | ||
logic clk_fb_buf; | ||
logic clk_fb_unbuf; | ||
logic clk_48_buf; | ||
logic clk_48_unbuf; | ||
logic clk_aon_buf; | ||
logic clk_aon_unbuf; | ||
|
||
MMCME2_ADV #( | ||
.BANDWIDTH ("OPTIMIZED"), | ||
.COMPENSATION ("ZHOLD"), | ||
.STARTUP_WAIT ("FALSE"), | ||
.DIVCLK_DIVIDE (1), | ||
.CLKFBOUT_MULT_F (12.000), | ||
.CLKFBOUT_PHASE (0.000), | ||
.CLKOUT0_DIVIDE_F (120.0), | ||
.CLKOUT0_PHASE (0.000), | ||
.CLKOUT0_DUTY_CYCLE (0.500), | ||
.CLKOUT1_DIVIDE (25), | ||
.CLKOUT1_PHASE (0.000), | ||
.CLKOUT1_DUTY_CYCLE (0.500), | ||
// With CLKOUT4_CASCADE, CLKOUT6's divider is an input to CLKOUT4's | ||
// divider. The effective ratio is a multiplication of the two. | ||
.CLKOUT4_DIVIDE (40), | ||
.CLKOUT4_PHASE (0.000), | ||
.CLKOUT4_DUTY_CYCLE (0.500), | ||
.CLKOUT4_CASCADE ("TRUE"), | ||
.CLKOUT6_DIVIDE (120), | ||
.CLKIN1_PERIOD (10.000) | ||
) pll ( | ||
.CLKFBOUT (clk_fb_unbuf), | ||
.CLKFBOUTB (), | ||
.CLKOUT0 (clk_25_unbuf), | ||
.CLKOUT0B (), | ||
.CLKOUT1 (clk_48_unbuf), | ||
.CLKOUT1B (), | ||
.CLKOUT2 (), | ||
.CLKOUT2B (), | ||
.CLKOUT3 (), | ||
.CLKOUT3B (), | ||
.CLKOUT4 (clk_aon_unbuf), | ||
.CLKOUT5 (), | ||
.CLKOUT6 (), | ||
// Input clock control | ||
.CLKFBIN (clk_fb_buf), | ||
.CLKIN1 (clk_i), | ||
.CLKIN2 (1'b0), | ||
// Tied to always select the primary input clock | ||
.CLKINSEL (1'b1), | ||
// Ports for dynamic reconfiguration | ||
.DADDR (7'h0), | ||
.DCLK (1'b0), | ||
.DEN (1'b0), | ||
.DI (16'h0), | ||
.DO (), | ||
.DRDY (), | ||
.DWE (1'b0), | ||
// Phase shift signals | ||
.PSCLK (1'b0), | ||
.PSEN (1'b0), | ||
.PSINCDEC (1'b0), | ||
.PSDONE (), | ||
// Other control and status signals | ||
.CLKFBSTOPPED (), | ||
.CLKINSTOPPED (), | ||
.LOCKED (locked_pll), | ||
.PWRDWN (1'b0), | ||
// Do not reset MMCM on external reset, otherwise ILA disconnects at a reset | ||
.RST (1'b0)); | ||
|
||
// output buffering | ||
BUFG clk_fb_bufg ( | ||
.I (clk_fb_unbuf), | ||
.O (clk_fb_buf) | ||
); | ||
|
||
BUFG clk_aon_bufg ( | ||
.I (clk_aon_unbuf), | ||
.O (clk_aon_buf) | ||
); | ||
|
||
if (AddClkBuf == 1) begin : gen_clk_bufs | ||
BUFG clk_25_bufg ( | ||
.I (clk_25_unbuf), | ||
.O (clk_25_buf) | ||
); | ||
|
||
BUFG clk_48_bufg ( | ||
.I (clk_48_unbuf), | ||
.O (clk_48_buf) | ||
); | ||
end else begin : gen_no_clk_bufs | ||
// BUFGs added by downstream modules, no need to add here | ||
assign clk_25_buf = clk_25_unbuf; | ||
assign clk_48_buf = clk_48_unbuf; | ||
end | ||
|
||
// outputs | ||
// clock | ||
assign clk_main_o = clk_25_buf; | ||
assign clk_48MHz_o = clk_48_buf; | ||
assign clk_aon_o = clk_aon_buf; | ||
|
||
// reset | ||
assign rst_no = locked_pll & rst_ni & srst_ni; | ||
endmodule |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters