Initial commit of the Verilog DV style guide

Signed-off-by: Udi Jonnalagadda <udij@google.com>
lowRISC · Feb 11, 2020 · 76e29e5 · 76e29e5
1 parent 88d0b90
commit 76e29e5
Show file tree

Hide file tree

Showing 2 changed files with 827 additions and 0 deletions.
diff --git a/README.md b/README.md
@@ -4,6 +4,7 @@ This repository contains style guides curated by lowRISC for use in our
 code and documentation.
 
 - [SystemVerilog style guide](VerilogCodingStyle.md)
+- [SystemVerilog style guide for DV](VerilogForVerificationStyle.md)
 
 We invite issues and pull requests to add clarity to these guides.