Skip to content
View lsteveol's full-sized avatar
Block or Report

Block or report lsteveol

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. gen_registers gen_registers Public

    A Python based tool for generating hardware registers and their associated files

    Python 7

  2. orion orion Public

    A Diplomatic Way of Designing and Implementing Asynchronous Circuits

    Scala 4

  3. upload_file_sharepoint upload_file_sharepoint Public

    Uploads a file to Sharepoint from Linux. Because why would you want to actually use sharepoint?

    Python 3 1

  4. gr_uvm_reg_agent gr_uvm_reg_agent Public

    UVM Register Agent used with the gen_regs flow

    SystemVerilog 2

  5. SpinalHDL SpinalHDL Public

    Forked from SpinalHDL/SpinalHDL

    SpinalHDL core

    Scala

  6. chisel-testers chisel-testers Public

    Forked from freechipsproject/chisel-testers

    Provides various testers for chisel users

    Scala