Estudante de Engenharia Eletrônica - UNIFEI.
Apaixonado por tecnologia, atualmente me aprofundando em Python e Django. Conheço: C, Matlab, Verilog e Assembly
- São Paulo
Block or Report
Block or report lucasrmatos
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories
-
open-fpga-verilog-tutorial
open-fpga-verilog-tutorial PublicForked from Obijuan/open-fpga-verilog-tutorial
Aprender a diseñar sistemas digitales sintetizables en FPGAs usando SOLO herramientas libres #verilog #icestorm #lattice #Linux
Verilog 1
-
-
-
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.