Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

sayma rtm: add clock mezzanine GPIO #133

Merged
merged 1 commit into from
Sep 19, 2018
Merged

Conversation

hartytp
Copy link
Contributor

@hartytp hartytp commented Sep 19, 2018

No description provided.

@@ -123,6 +123,13 @@
Subsignal("rst_n", Pins("J5")),
IOStandard("LVCMOS33")
),

("clk_mez", 0,
Subsignal("gipo", Pins("D18 C17 C18 G17"
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

gipo?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Sorry, typo. Fixed

@hartytp hartytp changed the title sayma rtm: add clock mezzanine GIO sayma rtm: add clock mezzanine GPIO Sep 19, 2018
@sbourdeauducq sbourdeauducq merged commit 4621abc into m-labs:master Sep 19, 2018
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants