

# 1. Description

## 1.1. Project

Project Name	Suncontroller CPU
Board Name	custom
Generated with:	STM32CubeMX 6.0.0
Date	08/31/2020


## 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F401
MCU name	STM32F401CCUx
MCU Package	UFQFPN48
MCU Pin number	48

## 1.3. Core(s) information

Core(s)	Arm Cortex-M4

## 2. Pinout Configuration




# 3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
UFQFPN48	(function after		Function(s)	
	reset)		,	
1	VBAT	Power		
2	PC13-ANTI_TAMP *	I/O	GPIO_Output	BUILT_IN_LED
3	PC14-OSC32_IN	I/O	RCC_OSC32_IN	
4	PC15-OSC32_OUT	I/O	RCC_OSC32_OUT	
5	PH0 - OSC_IN	I/O	RCC_OSC_IN	
6	PH1 - OSC_OUT	I/O	RCC_OSC_OUT	
7	NRST	Reset		
8	VSSA/VREF-	Power		
9	VREF+	Power		
10	PA0-WKUP	I/O	TIM2_CH1	
11	PA1 *	I/O	GPIO_Output	MASTER_TE
12	PA2	I/O	USART2_TX	RS_RX
13	PA3	I/O	USART2_RX	RS_TX
14	PA4 *	I/O	GPIO_Output	ETH_CS
15	PA5	I/O	SPI1_SCK	
16	PA6	I/O	SPI1_MISO	
17	PA7	I/O	SPI1_MOSI	
18	PB0	I/O	TIM3_CH3	
19	PB1	I/O	GPIO_EXTI1	ETH_INT
20	PB2 *	I/O	GPIO_Output	DAC_CS
21	PB10	I/O	TIM2_CH3	
22	VCAP1	Power		
23	VSS	Power		
24	VDD	Power		
25	PB12	I/O	GPIO_EXTI12	PG24V
26	PB13 *	I/O	GPIO_Output	FLASH_CS
27	PB14 *	I/O	GPIO_Output	NRF_CS
28	PB15 *	I/O	GPIO_Output	NRF_CE
29	PA8	I/O	TIM1_CH1	
30	PA9	I/O	TIM1_CH2	
31	PA10	I/O	TIM1_CH3	
32	PA11	I/O	USART6_TX	
33	PA12	I/O	USART6_RX	
34	PA13	I/O	SYS_JTMS-SWDIO	
35	VSS	Power		
36	VDD	Power		

Pin Number UFQFPN48	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
37	PA14	I/O	SYS_JTCK-SWCLK	
38	PA15	I/O	GPIO_EXTI15	NRF_INT
39	PB3	I/O	TIM2_CH2	
40	PB4	I/O	TIM3_CH1	
41	PB5	I/O	TIM3_CH2	
42	PB6	I/O	USART1_TX	
43	PB7	I/O	USART1_RX	
44	воото	Boot		
45	PB8	I/O	I2C1_SCL	
46	PB9	I/O	I2C1_SDA	
47	VSS	Power		
48	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

## 4. Clock Tree Configuration



# 5. Software Project

## 5.1. Project Settings

Name	Value
Project Name	Suncontroller CPU
Project Folder	/media/magiczny_kacper/Data/Projekty/Suncontroller/Suncontroller
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F4 V1.25.0
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

## 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	
Enable Full Assert	No

## 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	IP Instance Name
1	MX_GPIO_Init	GPIO
2	MX_DMA_Init	DMA
3	SystemClock_Config	RCC
4	MX_I2C1_Init	I2C1
5	MX_SPI1_Init	SPI1
6	MX_TIM1_Init	TIM1
7	MX_TIM3_Init	TIM3
8	MX_USART1_UART_Init	USART1
9	MX_USART2_UART_Init	USART2
10	MX_USART6_UART_Init	USART6
11	MX_TIM2_Init	TIM2

Rank	Function Name	IP Instance Name	
12	MX_ADC1_Init	ADC1	
13	MX_RTC_Init	RTC	
14	MX_CRC_Init	CRC	
15	MX_TIM11_Init	TIM11	

## 6. Power Consumption Calculator report

### 6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F401
мси	STM32F401CCUx
Datasheet	DS9716_Rev8

### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

## 6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


## 6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale2-Medium	No Scale
Fetch Type	FLASH/ART/PREFETCH	n/a
CPU Frequency	84 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator_LPLV Flash-
		PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	21.2 mA	10 μΑ
Duration	0.1 ms	0.9 ms
DMIPS	105.0	0.0
Ta Max	102.76	105
Category	In DS Table	In DS Table

## 6.5. Results

Sequence Time	1 ms	Average Current	2.13 mA
Battery Life	2 months, 5 days,	Average DMIPS	105.0 DMIPS
	14 hours	_	

## 6.6. Chart



## 7. IPs and Middleware Configuration

7.1. ADC1

mode: Vbat Channel

7.1.1. Parameter Settings:

ADC\_Settings:

Clock Prescaler PCLK2 divided by 4

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Disabled
Continuous Conversion Mode Disabled
Discontinuous Conversion Mode Disabled
DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC\_Regular\_ConversionMode:

Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None
Rank 1

Channel Channel Vbat Sampling Time 3 Cycles

ADC\_Injected\_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

7.2. CRC

mode: Activated

7.3. **GPIO** 

7.4. I2C1

12C: 12C

7.4.1. Parameter Settings:

**Master Features:** 

I2C Speed Mode Standard Mode

I2C Clock Speed (Hz) 100000

**Slave Features:** 

Clock No Stretch Mode Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0
General Call address detection Disabled

#### 7.5. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator Low Speed Clock (LSE): Crystal/Ceramic Resonator

### 7.5.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 2 WS (3 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 100 \*

**Power Parameters:** 

Power Regulator Voltage Scale Power Regulator Voltage Scale 2

#### 7.6. RTC

mode: Activate Clock Source mode: Activate Calendar 7.6.1. Parameter Settings:

#### General:

Hour Format Hourformat 24

Asynchronous Predivider value 127 Synchronous Predivider value 255

**Calendar Time:** 

Data Format BCD data format

Hours 0
Minutes 0
Seconds 0

Day Light Saving: value of hour adjustment Daylightsaving None Store Operation Storeoperation Reset

**Calendar Date:** 

Week DayMondayMonthJanuaryDate1Year0

#### 7.7. SPI1

Mode: Full-Duplex Master 7.7.1. Parameter Settings:

### Basic Parameters:

Frame Format Motorola

Data Size 8 Bits

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate) 16 \*

Baud Rate 5.25 MBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled
NSS Signal Type Software

#### 7.8. SYS

**Debug: Serial Wire** 

**Timebase Source: TIM10** 

7.9. TIM1

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2

#### **Channel3: PWM Generation CH3**

#### 7.9.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 42000-1 \*

Counter Mode Up
Counter Period (AutoReload Register - 16 bits value ) 999 \*

Internal Clock Division (CKD) Division by 2 \*

Repetition Counter (RCR - 8 bits value) 0
auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

#### **Break And Dead Time management - BRK Configuration:**

BRK State Disable
BRK Polarity High

#### **Break And Dead Time management - Output Configuration:**

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

#### **PWM Generation Channel 1:**

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High
CH Idle State Reset

#### **PWM Generation Channel 2:**

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

CH Idle State Reset

#### **PWM Generation Channel 3:**

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable

CH Polarity High
CH Idle State Reset

#### 7.10. TIM2

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2 Channel3: PWM Generation CH3

7.10.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0
Counter Mode Up

Counter Period (AutoReload Register - 32 bits value ) 4294967295
Internal Clock Division (CKD) No Division
auto-reload preload Disable

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit)

Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

#### **PWM Generation Channel 1:**

Mode PWM mode 1

Pulse (32 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

#### **PWM Generation Channel 2:**

Mode PWM mode 1

Pulse (32 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

#### **PWM Generation Channel 3:**

Mode PWM mode 1

Pulse (32 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High

7.11. TIM3

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2 Channel3: PWM Generation CH3

7.11.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) 42000 - 1 \*

Counter Mode Up
Counter Period (AutoReload Register - 16 bits value ) 999 \*

Internal Clock Division (CKD) Division by 2 \*

auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

**PWM Generation Channel 1:** 

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

**PWM Generation Channel 2:** 

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

**PWM Generation Channel 3:** 

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High

7.12. TIM11

mode: Activated

7.12.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 8400 - 1 \*
Internal Clock Division (CKD) No Division
auto-reload preload Disable

#### 7.13. USART1

#### **Mode: Asynchronous**

#### 7.13.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

#### **Advanced Parameters:**

Data Direction Receive and Transmit

Over Sampling 16 Samples

#### 7.14. USART2

#### **Mode: Asynchronous**

#### 7.14.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 19200 \*

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

#### **Advanced Parameters:**

Data Direction Receive and Transmit

Over Sampling 16 Samples

#### 7.15. USART6

### **Mode: Asynchronous**

#### 7.15.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 19200 \*

Word Length 8 Bits (including Parity)

Parity None
Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

#### **7.16. FREERTOS**

Interface: CMSIS\_V1

#### 7.16.1. Config parameters:

API:

FreeRTOS API CMSIS v1

**Versions:** 

FreeRTOS version 10.2.1 CMSIS-RTOS version 1.02

MPU/FPU:

ENABLE\_MPU Disabled ENABLE\_FPU Enabled \*

Kernel settings:

USE\_PREEMPTION Enabled

CPU\_CLOCK\_HZ SystemCoreClock

1000 TICK\_RATE\_HZ 7 MAX\_PRIORITIES MINIMAL\_STACK\_SIZE 128 MAX\_TASK\_NAME\_LEN 16 USE\_16\_BIT\_TICKS Disabled Enabled IDLE\_SHOULD\_YIELD USE\_MUTEXES Enabled Disabled USE\_RECURSIVE\_MUTEXES USE\_COUNTING\_SEMAPHORES Disabled

QUEUE\_REGISTRY\_SIZE 8

USE\_APPLICATION\_TASK\_TAG Disabled

ENABLE\_BACKWARD\_COMPATIBILITY Enabled

USE\_PORT\_OPTIMISED\_TASK\_SELECTION Enabled

USE\_TICKLESS\_IDLE Disabled

USE\_TASK\_NOTIFICATIONS Enabled

RECORD\_STACK\_HIGH\_ADDRESS Enabled \*\*

Memory management settings:

Memory Allocation Dynamic / Static

TOTAL\_HEAP\_SIZE 16384 \*
Memory Management scheme heap\_4

Hook function related definitions:

USE\_IDLE\_HOOK Disabled

USE\_TICK\_HOOK Disabled

USE\_MALLOC\_FAILED\_HOOK Disabled

USE\_DAEMON\_TASK\_STARTUP\_HOOK Disabled

CHECK\_FOR\_STACK\_OVERFLOW Disabled

Run time and task stats gathering related definitions:

Co-routine related definitions:

USE\_CO\_ROUTINES Disabled MAX\_CO\_ROUTINE\_PRIORITIES 2

Software timer definitions:

USE\_TIMERS Enabled \*

TIMER\_TASK\_PRIORITY 2
TIMER\_QUEUE\_LENGTH 10
TIMER\_TASK\_STACK\_DEPTH 256

Interrupt nesting behaviour configuration:

LIBRARY\_LOWEST\_INTERRUPT\_PRIORITY 15
LIBRARY\_MAX\_SYSCALL\_INTERRUPT\_PRIORITY 5

Added with 10.2.1 support:

MESSAGE\_BUFFER\_LENGTH\_TYPE size\_t
USE\_POSIX\_ERRNO Disabled

#### 7.16.2. Include parameters:

#### Include definitions:

vTaskPrioritySet Enabled uxTaskPriorityGet Enabled

vTaskDelete Enabled vTaskCleanUpResources Disabled Enabled vTaskSuspend vTaskDelayUntil Enabled \* Enabled vTaskDelay Enabled xTaskGetSchedulerState xTaskResumeFromISR Enabled Disabled xQueueGetMutexHolder Disabled xSemaphoreGetMutexHolder Disabled pcTaskGetTaskName Disabled uxTaskGetStackHighWaterMark Disabled xTaskGetCurrentTaskHandle Disabled eTaskGetState Disabled xEventGroupSetBitFromISR xTimerPendFunctionCall Disabled Disabled xTaskAbortDelay Disabled xTaskGetHandle Disabled uxTaskGetStackHighWaterMark2

#### 7.16.3. Advanced settings:

Newlib settings (see parameter description first):

USE\_NEWLIB\_REENTRANT Disabled

Project settings (see parameter description first):

Use FW pack heap file Enabled

<sup>\*</sup> User modified value

# 8. System Configuration

## 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
I2C1	PB8	I2C1_SCL	Alternate Function Open Drain	Pull-up	Very High	
	PB9	I2C1_SDA	Alternate Function Open Drain	Pull-up	Very High	
RCC	PC14- OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15- OSC32_OU T	RCC_OSC32_O UT	n/a	n/a	n/a	
	PH0 - OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1 - OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI1	PA5	SPI1_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA6	SPI1_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA7	SPI1_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	
TIM1	PA8	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA9	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA10	TIM1_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM2	PA0-WKUP	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB10	TIM2_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB3	TIM2_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PB0	TIM3_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB4	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB5	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART1	PB6	USART1_TX	Alternate Function Open Drain *	No pull-up and no pull-down	Very High *	
	PB7	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
USART2	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	RS_RX
USARTZ	PA3	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	RS_TX
USART6	PA11	USART6_TX	Alternate Function Open Drain *	No pull-up and no pull-down	Very High	NO_1X
	PA12	USART6_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
GPIO	PC13- ANTI_TAMP	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	BUILT_IN_LED
	PA1	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MASTER_TE
	PA4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	ETH_CS
	PB1	GPIO_EXTI1	External Interrupt	No pull-up and no pull-down	n/a	ETH_INT
			Mode with Falling			
			edge trigger detection			
	PB2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	DAC_CS
	PB12	GPIO_EXTI12	External Interrupt	No pull-up and no pull-down	n/a	PG24V
			Mode with Falling			
			edge trigger detection			
	PB13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	FLASH_CS
	PB14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	NRF_CS
	PB15	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	NRF_CE
	PA15	GPIO_EXTI15	External Interrupt	No pull-up and no pull-down	n/a	NRF_INT
			Mode with Falling			
			edge trigger detection			

### 8.2. DMA configuration

DMA request	Stream	Direction	Priority
USART1_RX	DMA2_Stream2	Peripheral To Memory	Low
USART2_RX	DMA1_Stream5	Peripheral To Memory	Low
USART6_RX	DMA2_Stream1	Peripheral To Memory	Low

#### USART1\_RX: DMA2\_Stream2 DMA request Settings:

Mode: Circular \*

Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*

Peripheral Data Width: Byte
Memory Data Width: Byte

#### USART2\_RX: DMA1\_Stream5 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*

Peripheral Data Width: Byte Memory Data Width: Byte

#### USART6\_RX: DMA2\_Stream1 DMA request Settings:

Mode: Circular \*

Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*

Peripheral Data Width: Byte Memory Data Width: Byte

## 8.3. NVIC configuration

## 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
EXTI line1 interrupt	true	0	0
DMA1 stream5 global interrupt	true	0	0
TIM1 update interrupt and TIM10 global interrupt	true	0	0
TIM1 trigger and commutation interrupts and TIM11 global interrupt	true	0	0
USART1 global interrupt	true	0	0
USART2 global interrupt	true	0	0
EXTI line[15:10] interrupts	true	0	0
DMA2 stream1 global interrupt	true	0	0
DMA2 stream2 global interrupt	true	0	0
USART6 global interrupt	true	0	0
PVD interrupt through EXTI line 16		unused	
Flash global interrupt		unused	
RCC global interrupt		unused	
ADC1 global interrupt		unused	
TIM1 break interrupt and TIM9 global interrupt		unused	
TIM1 capture compare interrupt	unused		
TIM2 global interrupt	unused		
TIM3 global interrupt	unused		
I2C1 event interrupt	unused		
I2C1 error interrupt	unused		
SPI1 global interrupt	unused		
FPU global interrupt	unused		

## 8.3.2. NVIC Code generation


Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	true	true	true
Hard fault interrupt	true	true	false
Memory management fault	true	true	false
Pre-fetch fault, memory access fault	true	true	false
Undefined instruction or illegal state	true	true	false
System service call via SWI instruction	true	false	false
Debug monitor	true	true	false
Pendable request for system service	true	false	false
System tick timer	true	false	false
EXTI line1 interrupt	true	true	true
DMA1 stream5 global interrupt	true	true	true
TIM1 update interrupt and TIM10 global interrupt	true	true	true
TIM1 trigger and commutation interrupts and TIM11 global interrupt	true	true	true
USART1 global interrupt	true	true	true
USART2 global interrupt	true	true	true
EXTI line[15:10] interrupts	true	true	true
DMA2 stream1 global interrupt	true	true	true
DMA2 stream2 global interrupt	true	true	true
USART6 global interrupt	true	true	true

<sup>\*</sup> User modified value

## 9. System Views

- 9.1. Category view
- 9.1.1. Current



# 10. Software Pack Report

## 10.1. Software Pack selected

Vendor	Name	Version	Component
STMicroelectronic	FreeRTOS	0.0.1	Class : CMSIS
S			Group : RTOS
			SubGroup :
			FreeRTOS
			Version : 10.2.0
			Class : RTOS
			Group : Core
			Version : 10.2.0

## 11. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00086815.pdf

Reference http://www.st.com/resource/en/reference\_manual/DM00096844.pdf

manual

Programming http://www.st.com/resource/en/programming\_manual/DM00046982.pdf

manual

Errata sheet http://www.st.com/resource/en/errata\_sheet/DM00095523.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application\_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application\_note/CD00249778.pdf

Application note http://www.st.com/resource/en/application\_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00024853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00040802.pdf

Application note http://www.st.com/resource/en/application\_note/DM00040808.pdf

Application note http://www.st.com/resource/en/application\_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application\_note/DM00046011.pdf

Application note http://www.st.com/resource/en/application\_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application\_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00115714.pdf

Application note http://www.st.com/resource/en/application\_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application\_note/DM00156364.pdf

Application note http://www.st.com/resource/en/application\_note/DM00160482.pdf

Application note http://www.st.com/resource/en/application\_note/DM00144612.pdf http://www.st.com/resource/en/application\_note/DM00213525.pdf Application note http://www.st.com/resource/en/application\_note/DM00220769.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00257177.pdf http://www.st.com/resource/en/application note/DM00272912.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00226326.pdf http://www.st.com/resource/en/application note/DM00236305.pdf Application note Application note http://www.st.com/resource/en/application note/DM00281138.pdf Application note http://www.st.com/resource/en/application note/DM00296349.pdf Application note http://www.st.com/resource/en/application note/DM00325582.pdf Application note http://www.st.com/resource/en/application\_note/DM00327191.pdf Application note http://www.st.com/resource/en/application\_note/DM00354244.pdf Application note http://www.st.com/resource/en/application\_note/DM00315319.pdf Application note http://www.st.com/resource/en/application\_note/DM00380469.pdf http://www.st.com/resource/en/application\_note/DM00395696.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00431633.pdf Application note http://www.st.com/resource/en/application\_note/DM00493651.pdf Application note http://www.st.com/resource/en/application note/DM00536349.pdf