dcinva instruction in the i960 disassembler is off by one #11378
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
The mnemonic table for the primary opcodes of the i960 instruction set (I consider REG format instructions to be composed of a primary and secondary opcode) was declaring dcinva as 0xAC when the i960 Hx Microprocessor Developer's manual states it is 0xAD (see page 6-45).
As an aside, I put a todo for the future to compose the tables with something like X-macros (or something like it) to make subtle errors like this one a thing of the past.