Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

heath/h89.cpp: Add Ultimeth 2k ROM option #12002

Merged
merged 1 commit into from
Feb 4, 2024
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Jump to
Jump to file
Failed to load files.
Diff view
Diff view
25 changes: 24 additions & 1 deletion src/mame/heathkit/h89.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -554,6 +554,25 @@ static INPUT_PORTS_START( h89 )
PORT_DIPSETTING( 0x00, DEF_STR( Normal ) )
PORT_DIPSETTING( 0x80, "Auto" )

// Ultimeth MTRHEX-2k
PORT_DIPNAME( 0x03, 0x00, "Default Boot Device" ) PORT_DIPLOCATION("SW501:1,2") PORT_CONDITION("CONFIG", 0x3c, EQUALS, 0x18)
PORT_DIPSETTING( 0x00, "H-17 hard-sectored 5\" floppy" )
PORT_DIPSETTING( 0x01, "H-47 8\" floppy at port 0x78/0170" )
PORT_DIPSETTING( 0x02, "H-47 8\" floppy at port 0x7c/0174" )
PORT_DIPSETTING( 0x03, "Magnolia 5\"/8\" double density floppy" )
PORT_DIPUNUSED_DIPLOC(0x04, 0x00, "SW501:3")
PORT_DIPUNUSED_DIPLOC(0x08, 0x00, "SW501:4")
PORT_DIPUNUSED_DIPLOC(0x10, 0x00, "SW501:5")
PORT_DIPNAME( 0x20, 0x20, "Perform memory test at start" ) PORT_DIPLOCATION("SW501:6") PORT_CONDITION("CONFIG", 0x3c, EQUALS, 0x18)
PORT_DIPSETTING( 0x20, DEF_STR( No ) )
PORT_DIPSETTING( 0x00, DEF_STR( Yes ) )
PORT_DIPNAME( 0x40, 0x00, "Boot mode" ) PORT_DIPLOCATION("SW501:7") PORT_CONDITION("CONFIG", 0x3c, EQUALS, 0x18)
PORT_DIPSETTING( 0x00, DEF_STR( Normal ) )
PORT_DIPSETTING( 0x40, "Auto" )
PORT_DIPNAME( 0x80, 0x00, "Baud Rate" ) PORT_DIPLOCATION("SW501:8") PORT_CONDITION("CONFIG", 0x3c, EQUALS, 0x18)
PORT_DIPSETTING( 0x00, "9600" )
PORT_DIPSETTING( 0x80, "19200" )


PORT_START("CONFIG")
PORT_CONFNAME(0x03, 0x00, "CPU Clock Speed Upgrade")
Expand All @@ -567,6 +586,7 @@ static INPUT_PORTS_START( h89 )
PORT_CONFSETTING(0x0c, "MMS 444-84B/444-84A")
PORT_CONFSETTING(0x10, "Kres KMR-100")
PORT_CONFSETTING(0x14, "Ultimeth MTRHEX-4k")
PORT_CONFSETTING(0x18, "Ultimeth MTRHEX-2k")

INPUT_PORTS_END

Expand Down Expand Up @@ -865,14 +885,17 @@ ROM_START( h89 )
ROM_SYSTEM_BIOS(3, "kmr-100", "Kres KMR-100 V3.a.02")
ROMX_LOAD("2732_kmr100_v3_a_02.u518", 0x0000, 0x1000, CRC(fd491592) SHA1(3d5803f95c38b237b07cd230353cd9ddc9858c13), ROM_BIOS(3))

ROM_SYSTEM_BIOS(4, "mtrhex_4k", "Ultimeth ROM")
ROM_SYSTEM_BIOS(4, "mtrhex_4k", "Ultimeth 4k ROM")
ROMX_LOAD("2732_mtrhex_4k.u518", 0x0000, 0x1000, CRC(e26b29a9) SHA1(ba13d6c9deef682a9a8262bc910d46b577929a13), ROM_BIOS(4))

ROM_SYSTEM_BIOS(5, "mtr90-84", "Heath's MTR-90 (444-84 - Superseded by 444-142)")
ROMX_LOAD("2732_444-84_mtr90.u518", 0x0000, 0x1000, CRC(f10fca03) SHA1(c4a978153af0f2dfcc9ba05be4c1033d33fee30b), ROM_BIOS(5))

ROM_SYSTEM_BIOS(6, "mms84a", "MMS 444-84A (Superseded by MMS 444-84B)")
ROMX_LOAD("2732_444_84a_mms.u518", 0x0000, 0x1000, CRC(0e541a7e) SHA1(b1deb620fc89c1068e2e663e14be69d1f337a4b9), ROM_BIOS(6))

ROM_SYSTEM_BIOS(7, "mtrhex", "Ultimeth 2k ROM")
ROMX_LOAD("2716_mtrhex.u518", 0x0000, 0x0800, CRC(842a306a) SHA1(ddbc2b8bb127464af9eda8e7c56e6be7c8b43a16), ROM_BIOS(7))
ROM_END

} // anonymous namespace
Expand Down