Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

cpu/t11: Improve trace trap processing; add basic interrupt processing to the K1801VM1. #12151

Merged
merged 2 commits into from Mar 23, 2024

Conversation

shattered
Copy link
Contributor

…g to the K1801VM1.

Comment on lines 274 to 282
m_mcir = MCIR_IRQ;
m_vsel = VM1_IRQ3;
}

// 12. nVIRQ pin; PSW7, PSW10
else if (m_vec_active && !GET_I)
{
int vec = m_in_iack_func(0);
if (vec == -1 || vec == 0)
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please don’t leave blank lines between the end of an if block and a following else – it greatly increases the risk of confusion when reading the code.

Comment on lines 120 to 121
int m_mcir;
uint16_t m_vsel;
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

It appears that m_mcir and m_vsel are supposed to remain valid when returning to the scheduler. Should they be included in save states?

Also, things included in save states need to use explicitly sized types for portability (int is not explicitly sized).

@rb6502 rb6502 changed the title cpu/t11: Improve trace trap processing; add basic interrupt processin… cpu/t11: Improve trace trap processing; add basic interrupt processing to the K1801VM1. Mar 22, 2024
@cuavas cuavas merged commit 26ba3b1 into mamedev:master Mar 23, 2024
5 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants