
Exercício 08:

- •Escrever um programa para alternar o estado dos LEDs vermelho e verde da placa MSP-EXP430G2 a cada 250ms, considerando uma frequência de clock de 1MHz.
- •Inicialmente os LEDs deverão estar apagados;
- •Sempre que a interrupção do pino *P1.3* (*Botão S2*) for ativada, o estado dos LEDs deverá alternar entre apagado e piscante;
- •A temporização deverá ser feita através do Timer1_A



Configurar a interrupção do pino P1.3 para a borda negativa.

Vetores de Interrupções do MSP430G2553

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range ⁽¹⁾	PORIFG RSTIFG WDTIFG KEYV ⁽²⁾	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG ⁽²⁾⁽³⁾	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	30
Timer1_A3	TA1CCR0 CCIFG ⁽⁴⁾	maskable	0FFFAh)	29
Timer1_A3	TA1CCR2 TA1CCR1 CCIFG, TAIFG ⁽²⁾⁽⁴⁾	maskable	0FFF8h	28
Comparator_A+	CAIFG ⁽⁴⁾	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer0_A3	TA0CCR0 CCIFG ⁽⁴⁾	maskable	0FFF2h	25
Timer0_A3	TA0CCR2 TA0CCR1 CCIFG, TAIFG	maskable	0FFF0h	24
USCI_A0/USCI_B0 receive USCI_B0 I2C status	UCA0RXIFG, UCB0RXIFG ⁽²⁾⁽⁵⁾	maskable	0FFEEh	23
USCI_A0/USCI_B0 transmit USCI_B0 I2C receive/transmit	UCA0TXIFG, UCB0TXIFG ⁽²⁾⁽⁶⁾	maskable	0FFECh	2/2
ADC10 (MSP430G2x53 only)	ADC10IFG ⁽⁴⁾	maskable	0FFEAh	21
			0FFE8h	20
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 ⁽²⁾⁽⁴⁾	maskable	0F <u>FE6</u> h	19
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE4h	18

Interrupções das portas P1 e P2

Todos os pinos das portas *P1* e *P2* podem gerar interrupções.

A configuração das interrupções é feita através dos registradores *PxIFG*, *PxIE* e *PxIES*.


Existe um único *Vetor de Interrupção* para todos os pinos de cada porta. O Registrador *PxIFG* pode ser testado para verificar qual pino ativou a interrupção.

Port	Register	Short Form	Address	Register Type	Initial State
P1	Input	P1IN	020h	Read only	-
	Output	P1OUT	021h	Read/write	Unchanged
	Direction	P1DIR	022h	Read/write	Reset with PUC
	Interrupt Flag	P1IFG	023h	Read/write	Reset with PUC
	Interrupt Edge Select	P1IES	024h	Read/write	Unchanged
	Interrupt Enable	P1IE	025h	Read/write	Reset with PUC
	Port Select	P1SEL	026h	Read/write	Reset with PUC
	Port Select 2	P1SEL2	041h	Read/write	Reset with PUC
	Resistor Enable	P1REN	027h	Read/write	Reset with PUC

Registradores PxIE – Habilitação das Interrupções

Cada bit do registrador PxIE habilita a interrupção de um pino


- Bit = 1: Interrupção habilitada
- Bit = 0: Interrupção desabilitada



Registradores PxIES – Seleciona borda de ativação da interrupção

Cada bit do registrador *PxIES* seleciona a borda de ativação da interrupção de cada um dos pinos

- Bit = 0: Interrupção ativada na borda positiva
- Bit = 1: Interrupção ativada na borda negativa




Interrupção do pino P1.3 ativada na borda de descida

Registradores P1IFG – Flags que indicam qual pino ativou a interrupção

Cada bit do registrador *P1IFG* é um flag que indica qual dos pinos da Porta 1 que ativou a interrupção.

- Bit = 0: O pino não ativou a interrupção
- Bit = 1: O pino correspondente ativou a interrupção



A interrupção do pino P1.3 foi ativada e está pendente.

Esse bit de flag deve ser resetado pelo programa

Status Register (SR)

The status register (SR/R2), used as a source or destination register, can be used in the register mode only addressed with word instructions. The remaining combinations of addressing modes are used to support the constant generator. Figure 3–6 shows the SR bits.



GIE

General interrupt enable. This bit, when set, enables maskable interrupts. When reset, all maskable interrupts are disabled.

N

Negative bit. This bit is set when the result of a byte or word operation is negative and cleared when the result is not negative.

Word operation:

N is set to the value of bit 15 of the

result

Byte operation:

N is set to the value of bit 7 of the

result

Z

Zero bit. This bit is set when the result of a byte or word operation is 0 and cleared when the result is not 0.


C

Carry bit. This bit is set when the result of a byte or word operation produced a carry and cleared when no carry occurred.

Timer_A:
Timer0_A
Timer1_A

Três Blocos Capture/Compare

CCR0 CCR1 CCR2



Registradores do Timer_A:


Register	Short Form	Register Type	Address	Initial State
Timer_A control	TACTL	Read/write	0160h	Reset with POR
Timer_A counter	TAR	Read/write	0170h	Reset with POR
Timer_A capture/compare control 0	TACCTL0	Read/write	0162h	Reset with POR
Timer_A capture/compare 0	TACCR0	Read/write	0172h	Reset with POR
Timer_A capture/compare control 1	TACCTL1	Read/write	0164h	Reset with POR
Timer_A capture/compare 1	TACCR1	Read/write	0174h	Reset with POR
Timer_A capture/compare control 2	TACCTL2†	Read/write	0166h	Reset with POR
Timer_A capture/compare 2	TACCR2†	Read/write	0176h	Reset with POR
Timer_A interrupt vector	TAIV	Read only	012Eh	Reset with POR

[†] Not present on MSP430x20xx Devices

Timer0_A: TA0xxxxx

Timer1_A: TA1xxxxx

Timerx_A: Contador de 16 bits




O Contador é incrementado à cada pulso de Clock


Se o pulso de Clock for aleatório, tem-se um contador


Se o pulso de Clock for periódico, tem-se um temporizador

Assembly MSP430





Fontes de Clock para o Timerx A






Pre-Scaler (Divisor)





Modo de Contagem




MCx

Bits 5-4 Mode control. Setting MCx = 00h when Timer_A is not in use conserves power.

- 00 Stop mode: the timer is halted.
- 01 Up mode: the timer counts up to TACCR0.
- 10 Continuous mode: the timer counts up to 0FFFFh.
- 11 Up/down mode: the timer counts up to TACCR0 then down to 0000h.

Modos de Contagem



O modo Up é utilizado quando o período do Timer for diferente de 0xFFFF.


O Timer conta repetidamente até o valor armazenado no Registrador TAxCCRO.

Quando o *Timer* atinge o valor de comparação armazenado no Registrador *TAxCCR0*, a contagem é reiniciada a partir de zero.

A flag de interrupção CCIFG (registrador TAxCCTLO) é setada quando o Timer atinge o valor de comparação armazenado no Registrador TAxCCRO.

A flag de interrupção TAIFG (registrador TAxCTL) é setada quando o Timer passa do valor de comparação armazenado no Registrado TAxCCR0 para zero.


Modos de Contagem



O *Timer* conta repetidamente até 0xFFFF. Quando o *Timer* atinge 0xFFFF, a contagem é reiniciada a partir de zero.

A flag de interrupção TAIFG (registrador TAxCTL) é setada quando o Timer passa de 0xFFFF para zero.

Modos de Contagem



O *Timer* conta repetidamente de modo ascendente até o valor de comparação armazenado no Registrador *TAxCCR0* zero.

Quando atinge o valor de comparação (TAxCCR0) o Timer passa a contar de modo descendente até zero.

A flag de interrupção CCIFG é setada quando o Timer atinge o valor armazenado no Registrador de comparação TAxCCRO.


A flag de interrupção TAIFG é setada quando o Timer atinge o valor zero.

Assembly MSP430

12.3.1 TACTL, Timer_A Control Register TA1CTL

15	14	13	12	11	10	9	8
		Unı	ısed			TAS	SELx
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
	IDx	М	Cx	Unused	TACLR	TAIE	TAIFG
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
Unused	Bits 15-10	Unused					
TASSEL x	Bits 9-8	Timer_A clock source	e select				
		00 TACLK					
		01 ACLK					
		10 SMCLK					
			LK is device-spec ific data sheet)	cific and is often as	signed to the inve	rted TBCLK) (see	the
IDx	Bits 7-6	Input divider. These	bits select the div	vider for the input cl	ock.		
		00 /1					
		01 /2					
		1 0 /4					
		11 /8					
MCx	Bits 5-4	Mode control. Setting	g MCx = 00h whe	n Timer_A is not in	use conserves p	ower.	
		00 Stop mode:	the timer is halte	d.			
		01 Up mode: th	e timer counts up	to TACCR0.			
		10 Continuous	mode: the timer o	counts up to 0FFFF	h.		
		11 Up/down mo	de: the timer cou	unts up to TACCR0	then down to 000	0h.	
Unused	Bit 3	Unused					
TACLR	Bit 2	Timer_A clear. Settin automatically reset a			der, and the count	direction. The TA	CLR bit is
TAIE	Bit 1	Timer_A interrupt en	able. This bit ena	bles the TAIFG into	errupt request.		
		0 Interrupt disa	abled				
		1 Interrupt ena	abled				
TAIFG	Bit 0	Timer_A interrupt flag	g				
		0 No interrupt	pending				
		1 Interrupt per	nding				
		5: 15	case				

Configuração do *clock* para o *TIMER1_A*



$$CLK_{T1} = CLK/div$$

Tempo para incrementar o *Timer1* (Período):

$$T_{TI} = 1 / CLK_{TI} = 1 / (CLK / div) = div / CLK$$

Considerando *CLK* = *SMCLK* e DCO = 1 MHz:

$$T_{T1} = div / 1.10^6 = div \times 10^{-6} = div \mu s$$

$$div = 1 \rightarrow T_{TI} = 1 \mu s$$

$$div = 2 \rightarrow T_{T1} = 2 \mu s$$

$$div = 4 \rightarrow T_{TI} = 4 \mu s$$

$$div = 8 \rightarrow T_{TI} = 8 \mu s$$


Número de incrementos do *Timer* necessários para temporizar 250ms

Considerando
$$div = 4$$
 \rightarrow $T_{T\theta} = 4 \mu s$

Para temporizar $t \mu s \rightarrow 4 \times N \mu s$:

N: número de incrementos do *Timer*

$$250000 = 4 \times N \longrightarrow N = 62500$$



12.3.2	TAR,	Timer_A Register	TAR1

15	14	13	12	11	10	9	8			
			TA	Rx						
rw-(0)	rw-(0) rw-(0) rw-(0) rw-(0) rw-(0) rw-(0) rw-(0)									
7	6	5	4	3	2	1	0			
			TA	Rx						
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)			
TARx	Bits 15-0 Tim	ner_A register. The	e TAR register is	he count of Timer	_A.					

12.3.3 TACCRx, Timer_A Capture/Compare Register x TA1CCR0

15	14	13	12	11	10	9	8
			TAC	CRx			
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
			TAC	CRx			
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
TACCRX	Bits 15-0 Tin	ner A capture/con	nnare register				

Compare mode: TACCRx holds the data for the comparison to the timer value in the Timer_A Register, TAR.

Capture mode: The Timer_A Register, TAR, is copied into the TACCRx register when a capture is performed.

12.3.4 TACCTLx, Capture/Compare Control Register TA1CCTL0

15	14		13	12	11	10	9	8
	СМх		C	CISx	scs	SCCI	Unused	CAP
rw-(0)	rw-(0)		rw-(0)	rw-(0)	rw-(0)	r	r0	rw-(0)
7	6		5	4	3	2	1	0
	OUTMO	Dx		CCIE	CCI	OUT	cov	CCIFG
CMx	Bit 15-14	Captu	ire mode					
		00	No capture					
		01		rising edge				
		10	Capture on	falling edge				
		11		both rising and fall	ling edges			
CCISx	Bit 13-12	7.5	ıre/compare in	put select. These b gnal connections.		CCRx input signal	See the device-sp	oecific data
		00	CCIxA					
		01	CCIxB					
		10	GND					
		11	V_{CC}					
scs	Bit 11	Synch	nronize capture	source. This bit is	used to synchror	nize the capture in	nput signal with the	timer clock.
		0	Asynchrono	ous capture	And the second s		_	
		1	Synchronou	is capture				
SCCI	Bit 10		nronized captu ad via this bit	re/compare input.	The selected CCI	input signal is late	ched with the EQU	x signal and can
Unused	Bit 9	Unus	ed. Read only.	Always read as 0.				
CAP	Bit 8	Captu	ıre mode	-				
		0	Compare m	ode				
		1	Capture mo					

Assembly MSP430

12.3.4 TACCTLx, Capture/Compare Control Register TA1CCTL0

15	14	13	12	11	10	9	8
CI	Их	СС	ISx	scs	SCCI	Unused	CAP
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	r0	rw-(0)
7	6	5	4	3	2	1	0
	OUTMODx		CCIE	CCI	OUT	cov	CCIFG

	COTINICDX			COIL	CCI	001	001	COILO
OUTMODx	Bits 7-5	Output	mode. Modes	2, 3, 6, and 7 a	are not useful for T	ACCR0, because I	EQUx = EQU0.	
		000	OUT bit value	e				
		001	Set					
		010	Toggle/reset					
		011	Set/reset					
		100	Toggle					
		101	Reset					
		110	Toggle/set					
		111	Reset/set					
CCIE	Bit 4	Capture	e/compare inte	rrupt enable. T	his bit enables the	interrupt request o	of the correspondin	g CCIFG flag.
		0	Interrupt disa	bled		, ,		_
		1	Interrupt enal	oled				
CCI	Bit 3	Capture	e/compare inpu	it. The selected	d input signal can b	e read by this bit.		
OUT	Bit 2	Output.	For output mo	de 0, this bit d	irectly controls the	state of the output	•	
		0	Output low					
		1	Output high					
COV	Bit 1	Capture	e overflow. This	s bit indicates a	a capture overflow	occurred. COV mu	ist be reset with so	ftware.
		0	No capture o	verflow occurre	ed			
		1	Capture over	flow occurred				
CCIFG	Bit 0	Capture	e/compare inte	rrupt flag				
		0	No interrupt p	ending				
		1	Interrupt pend	ding				
			1000 per					

Vetores de Interrupções do MSP430G2553

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range ⁽¹⁾	PORIFG RSTIFG WDTIFG KEYV ⁽²⁾	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG ⁽²⁾⁽³⁾	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	30
Timer1_A3	TA1CCR0 CCIFG ⁽⁴⁾	maskable	0FFFAh	29
Timer1_A3	TA1CCR2 TA1CCR1 CCIFG, TAIFG ⁽²⁾⁽⁴⁾	maskable	0FFF8h	28
Comparator_A+	CAIFG ⁽⁴⁾	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer0_A3	TA0CCR0 CCIFG ⁽⁴⁾	maskable	0FFF2h	25
Timer0_A3	TA0CCR2 TA0CCR1 CCIFG, TAIFG	maskable	0FFF0h	24
USCI_A0/USCI_B0 receive USCI_B0 I2C status	UCA0RXIFG, UCB0RXIFG ⁽²⁾⁽⁵⁾	maskable	0FFEEh	23
USCI_A0/USCI_B0 transmit USCI_B0 I2C receive/transmit	UCA0TXIFG, UCB0TXIFG ⁽²⁾⁽⁶⁾	maskable	0FFECh	22
ADC10 (MSP430G2x53 only)	ADC10IFG ⁽⁴⁾	maskable	0FFEAh	21
			0FFE8h	20
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE6h	19
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE4h	18

Vetores de Interrupção:

```
ORG 0xFFE4 (ASEG 0xFFE4)
DC16 interrupcao_P1

ORG 0xFFFA (ASEG 0xFFFA)
DC16 interrupcao_TA1
```

Rotina de Interrupção da Porta 1:

Rotina de Interrupção do Timer1 A:

```
interrupcao_TA1:
...
reti
```

