



### Interface Serial (*UART*)




**Taxa de Transmissão:** Frequência de *clock* dos registradores de deslocamento

**Taxa de Transmissão:** bps (*baud*)

## Interface Serial (UART)



### Transmissão de um byte:



*USCI\_Ax:*

*UART Mode (UCSYNC = 0)*




Table 16. Port P1 (P1.0 to P1.2) Pin Functions

PIN NAME (P1.x)	x	FUNCTION	CONTROL BITS / SIGNALS <sup>(1)</sup>				
			P1DIR.x	P1SEL.x	P1SEL2.x	ADC10AE.x INCH.x=1 <sup>(2)</sup>	CAPD.y
P1.0/ TA0CLK/ ACLK/ A0 <sup>(2)</sup> / CA0/ Pin Osc	0	P1.x (I/O)	I: 0; O: 1	0	0	0	0
		TA0.TACLK	0	1	0	0	0
		ACLK	1	1	0	0	0
		A0	X	X	X	1 (y = 0)	0
		CA0	X	X	X	0	1 (y = 0)
		Capacitive sensing	X	0	1	0	0
P1.1/ TA0.0/ <del>TA0.CC10A</del>	1	P1.x (I/O)	I: 0; O: 1	0	0	0	0
		TA0.0	1	1	0	0	0
		<del>TA0.CC10A</del>	<del>0</del>	<del>1</del>	<del>0</del>	<del>0</del>	<del>0</del>
UCA0RXD/ <del>UCA0SOMI</del>		UCA0RXD	from USCI	1	1	0	0
		<del>UCA0SOMI</del>	<del>from USCI</del>	<del>1</del>	<del>1</del>	<del>0</del>	<del>0</del>
		A1	X	X	X	1 (y = 1)	0
CA1/ Pin Osc	2	CA1	X	X	X	0	1 (y = 1)
		Capacitive sensing	X	0	1	0	0
P1.2/ TA0.1/ <del>TA0.CC11A</del>	2	P1.x (I/O)	I: 0; O: 1	0	0	0	0
		TA0.1	1	1	0	0	0
		<del>TA0.CC11A</del>	<del>0</del>	<del>1</del>	<del>0</del>	<del>0</del>	<del>0</del>
UCA0TXD/ <del>UCA0SIMO</del>		UCA0TXD	from USCI	1	1	0	0
		<del>UCA0SIMO</del>	<del>from USCI</del>	<del>1</del>	<del>1</del>	<del>0</del>	<del>0</del>
		A2	X	X	X	1 (y = 2)	0
CA2/ Pin Osc		CA2	X	X	X	0	1 (y = 2)
		Capacitive sensing	X	0	1	0	0

**UCA0CTL0**

7	6	5	4	3	2	1	0
UCPEN	UCPAR	UCMSB	UC7BIT	UCSPB	UCMODEx		UCSYNC=0
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0



<b>UCPEN</b>	Bit 7	Parity enable 0 Parity disabled. 1 Parity enabled. Parity bit is generated (UCAxTXD) and expected (UCAxRXD). In address-bit multiprocessor mode, the address bit is included in the parity calculation.
<b>UCPAR</b>	Bit 6	Parity select. UCPAR is not used when parity is disabled. 0 Odd parity 1 Even parity
<b>UCMSB</b>	Bit 5	MSB first select. Controls the direction of the receive and transmit shift register. 0 LSB first 1 MSB first
<b>UC7BIT</b>	Bit 4	Character length. Selects 7-bit or 8-bit character length. 0 8-bit data 1 7-bit data
<b>UCSPB</b>	Bit 3	Stop bit select. Number of stop bits. 0 One stop bit 1 Two stop bits
<b>UCMODEx</b>	Bits 2-1	USCI mode. The UCMODEx bits select the asynchronous mode when UCSYNC = 0. 00 UART Mode. 01 Idle-Line Multiprocessor Mode. 10 Address-Bit Multiprocessor Mode. 11 UART Mode with automatic baud rate detection.
<b>UCSYNC</b>	Bit 0	Synchronous mode enable 0 Asynchronous mode 1 Synchronous Mode

**UCA0CTL0 = 0x00;**

*UCA0CTL1*

7	6	5	4	3	2	1	0
UCSSELx		UCRXEIE	UCBRKIE	UCDORM	UCTXADDR	UCTXBRK	UCSWRST
rw-0		rw-0	rw-0	rw-0	rw-0	rw-0	rw-1

<b>UCSSELx</b>	Bits 7-6	USCI clock source select. These bits select the BRCLK source clock. 00 UCLK 01 ACLK 10 SMCLK 11 SMCLK
<b>UCRXEIE</b>	Bit 5	Receive erroneous-character interrupt-enable 0 Erroneous characters rejected and UCAXRXIFG is not set 1 Erroneous characters received will set UCAXRXIFG
<b>UCBRKIE</b>	Bit 4	Receive break character interrupt-enable 0 Received break characters do not set UCAXRXIFG. 1 Received break characters set UCAXRXIFG.
<b>UCDORM</b>	Bit 3	Dormant. Puts USCI into sleep mode. 0 Not dormant. All received characters will set UCAXRXIFG. 1 Dormant. Only characters that are preceded by an idle-line or with address bit set will set UCAXRXIFG. In UART mode with automatic baud rate detection only the combination of a break and synch field will set UCAXRXIFG.
<b>UCTXADDR</b>	Bit 2	Transmit address. Next frame to be transmitted will be marked as address depending on the selected multiprocessor mode. 0 Next frame transmitted is data 1 Next frame transmitted is an address
<b>UCTXBRK</b>	Bit 1	Transmit break. Transmits a break with the next write to the transmit buffer. In UART mode with automatic baud rate detection 055h must be written into UCAXTXBUF to generate the required break/synch fields. Otherwise 0h must be written into the transmit buffer. 0 Next frame transmitted is not a break 1 Next frame transmitted is a break or a break/synch
<b>UCSWRST</b>	Bit 0	Software reset enable 0 Disabled. USCI reset released for operation. 1 Enabled. USCI logic held in reset state.



$$UCBR = INT\left(\frac{f_{clock}}{baudrate}\right) \longrightarrow baudrate = \frac{f_{clock}}{UCBR}$$




$$f_{clock} = 8.000 \text{ MHz}$$

$$\text{baudrate} = 9.600 \text{ bps}$$


$$N = 8000000 / 9600 = 833,33333 \dots$$

$$UCBR = 833 = 0x341$$





### UCA0MCTL



<b>UCBRFx</b>	Bits 7-4	First modulation stage select. These bits determine the modulation pattern for BITCLK16 when UCOS16 = 1. Ignored with UCOS16 = 0. Table 15-3 shows the modulation pattern.
<b>UCBRSx</b>	Bits 3-1	Second modulation stage select. These bits determine the modulation pattern for BITCLK. Table 15-2 shows the modulation pattern.
<b>UCOS16</b>	Bit 0	Oversampling mode enabled <div> <div>0</div> <div>Disabled</div> </div> <div> <div>1</div> <div>Enabled</div> </div>

$$UCBRS = \text{round}(N - \text{int}(N)*8)$$

$$N = 8000000 / 9600 = 833,33333 \dots$$

$$UCBRS = \text{round}(0,3333333*8) = 3 \rightarrow 011$$

### IE2, Interrupt Enable Register 2

7	6	5	4	3	2	1	0
				UCB0TXIE	UCB0RXIE	UCA0TXIE	UCA0RXIE
				rw-0	rw-0	rw-0	rw-0

Bits 7-4 These bits may be used by other modules (see the device-specific data sheet).

**UCB0TXIE** Bit 3 USCI\_B0 transmit interrupt enable  
0 Interrupt disabled  
1 Interrupt enabled

**UCB0RXIE** Bit 2 USCI\_B0 receive interrupt enable  
0 Interrupt disabled  
1 Interrupt enabled

**UCA0TXIE** Bit 1 USCI\_A0 transmit interrupt enable  
0 Interrupt disabled  
1 Interrupt enabled

**UCA0RXIE** Bit 0 USCI\_A0 receive interrupt enable  
0 Interrupt disabled  
1 Interrupt enabled

### IFG2, Interrupt Flag Register 2

7	6	5	4	3	2	1	0
				UCB0 TXIFG	UCB0 RXIFG	UCA0 TXIFG	UCA0 RXIFG
				rw-1	rw-0	rw-1	rw-0

	Bits 7-4	These bits may be used by other modules (see the device-specific data sheet).
UCB0 TXIFG	Bit 3	USCI_B0 transmit interrupt flag. UCB0TXIFG is set when UCB0TXBUF is empty. 0 No interrupt pending 1 Interrupt pending
UCB0 RXIFG	Bit 2	USCI_B0 receive interrupt flag. UCB0RXIFG is set when UCB0RXBUF has received a complete character. 0 No interrupt pending 1 Interrupt pending
UCA0 TXIFG	Bit 1	USCI_A0 transmit interrupt flag. UCA0TXIFG is set when UCA0TXBUF is empty. 0 No interrupt pending 1 Interrupt pending
UCA0 RXIFG	Bit 0	USCI_A0 receive interrupt flag. UCA0RXIFG is set when UCA0RXBUF has received a complete character. 0 No interrupt pending 1 Interrupt pending

### *Interrupções*

<b>#define</b> PORT1_VECTOR	(2 * 2u)	/* 0xFFE4 Port 1 */
<b>#define</b> PORT2_VECTOR	(3 * 2u)	/* 0xFFE6 Port 2 */
<b>#define</b> ADC10_VECTOR	(5 * 2u)	/* 0xFFEA ADC10 */
<b>#define</b> USCIAB0TX_VECTOR	(6 * 2u)	/* 0xFFEC USCI A0/B0 Transmit */
<b>#define</b> USCIAB0RX_VECTOR	(7 * 2u)	/* 0xFFEE USCI A0/B0 Receive */
<b>#define</b> TIMER0_A1_VECTOR	(8 * 2u)	/* 0xFFF0 Timer0)A CC1, TA0 */
<b>#define</b> TIMER0_A0_VECTOR	(9 * 2u)	/* 0xFFF2 Timer0_A CC0 */
<b>#define</b> WDT_VECTOR	(10 * 2u)	/* 0xFFF4 Watchdog Timer */
<b>#define</b> COMPARATOR_A_VECTOR	(11 * 2u)	/* 0xFFF6 Comparator A */
<b>#define</b> TIMER1_A1_VECTOR	(12 * 2u)	/* 0xFFF8 Timer1_A CC1-4, TA1 */
<b>#define</b> TIMER1_A0_VECTOR	(13 * 2u)	/* 0xFFFA Timer1_A CC0 */
<b>#define</b> NMI_VECTOR	(14 * 2u)	/* 0xFFFC Non-maskable */
<b>#define</b> RESET_VECTOR	(15 * 2u)	/* 0xFFFE Reset [Highest Priority] */

Configurar a Interface Serial (*UART*):

*Freq. DCO* = 8 MHZ  
*Taxa* = 9.600 bps  
*Nº de bits* = 8 (sem paridade)

À cada byte recebido pela *UART*, inverter o estado dos LEDs

Após o recebimento do caracter “#”, retornar (ecoar) os bytes recebidos pela *UART*:

```
>#  
>1  
>2  
>3  
>A  
>B  
>C  
>
```

