Project 3

ISA Design for Perceptron Algorithm

Part A) ISA Intro, Q&A

1. Introduction & Instruction list:

Our ISA is called MEDP and our overall philosophy is "functionality first, then efficiency". A specific goal we strived for was efficiency and to really use the 8-bits given to their fullest potential. Significant features of our ISA are that the instructions only contain 8 total bits, the register can contain up to 16-bit values, and the perceptron algorithm can be performed accurately with only using 13 various instructions. To minimize instruction count we used special registers several times with a lot of our instructions, this allows us to not waste an instruction or two setting a value equal to another. We also added an increment function that saves us on not having to initialize a register to 1 or -1 only to increment/decrement a looping value. For hardware simplification we tried to mimic MIPS with the instructions yet fulfilling the needs of the perceptron algorithm. Some compromises we did to make things work were messing with the jump address and using our jump function along with our branch function together to loop.

Instruction	Functionality	Encoding Format	Machine Code Example	Assembly Example		
j imm	PC = imm*2 + PC imm = [-64,63]	00 iiiiii	00 000001	j 2		
bgeqz Rx Rx[0,15]	If (Rx >= 0) PC = PC + 2 else PC++	0100 xxxx	0100 0011	beqz r3		
incr Rx, imm Rx[0,7]	Rx = Rx + imm; PC++ imm = -1 or 1 Used to increment or decrement a register's value by 1	0101 xxx i	0101 010 0 Inc if i = 1 Dec if i = 0	incr r2, 0 (does r2 = r2 -1) incr r2, 1 (does r2 = r2 +1)		
Id Rx, (Ry) Ry[0,1,2,3] Rx[6,7,8,9]	Rx = MEM[Ry]; PC++	0110 xx yy	0100 00 11	ld r6, (r3)		
st Rx, (Ry) Ry[0,1,2,3] Rx[6,7,8,9]	MEM[Ry] = Rx; PC++	0111 xx yy	0101 11 01	st r9, (r1)		
mult Rx, Ry Ry[4,5,6,7] Rx[4,5,6,7]	Rx = Rx × Ry; PC++	1000 xx yy	1000 00 01	mult r4, r5		
div2 Rx Rx[0,15]	Rx = Rx / 2: PC++ R15 = remainder	1001 xxxx	1001 1000	div r8		
stsum Rx Rx[0,15]	Rx = sum; sum = 0; PC++	1010 xxxx	1010 1100	stsum r12		
sub Rx Rx[0,15]	Sum = sum - Rx; PC++	1011 xxxx	1011 1100	sub r12		
add Rx Rx[0,15]	sum = sum + Rx; PC++	1100 xxxx	1100 1101	add r13		
stb Rx Rx[0,15]	Rx = tempReg ; PC++	1101 xxxx	1101 1101	stb r13		
appb [4-bits]	tempReg = [tempReg] ₂ [4-bits] (appends 4 bits to whatever bits are currently in tempReg); PC++	1110 bbbb	1101 1001	appb 1001		
initb [4-bits]	tempReg = [4-bits]; PC++ Initializes implicit register tempReg with 4 given bits	1111 bbbb	1111 1010	initb 1010		

2. Register design:

There are 18 registers in our ISA, two of them being implicit registers. Register 16 is named "sum" and is tied to instructions sub, add, and stsum. Register 17 is named "tempReg" and is tied to instructions initb, appb, and stb.

Reg#	Description of Registers as used within perceptron program
0	Used for indexing n
1	Memory addrs of x values
2	Memory addrs of y values
3	Memory addrs of C values
4	Used for temporarily storing values
5	Used for temporarily storing values
6	Used for temporarily storing values
7	Used for temporarily storing values
8	Used for C values
9	Used for c values
10	Used for calculations (C-c)
11	Stores B value to be later accessed
12	Stores A value to be later accessed
13	Stores n value to be later accessed
14	Used with
15	Used to store remainder of div2 instruction
sum	Functions with add and sub to allow these instructions to work for all 16 registers
tempReg	Works with initb, appb, and stb to manipulate strings of up to 16-bit binary.

3. Branch design:

Our ISA supports two branches: j and bgeqz. J, or jump, works like a branch in MIPS where the address is calculated using PC, but in MEDP we multiply the immediate number given by two to extend its reach. Bgeqz is not a regular kind of branch, the address is calculated using PC, but it only branches at maximum by two (or one instruction) if the specified register is greater or equal than 0. This type of branch is mostly used to prevent the jump branch from being used in certain situations. The maximum branch distance supported is -64.

4. Data memory addressing modes:


The instructions we made to access data memory are st and ld. Both of these instructions have an address range of [0, 1023].

5. Results for Perceptron:

The instruction count for case V1 is 7176, while V2 is 17707. The value n has the biggest impact on the instruction count. This value can be at most 16-bits, but it can only be positive. Therefore the value of n for which the instruction count is highest is $2^16 = 65536$. A and B's impact on the instruction count is constant, because they are initialized using 4-bits at a time and then immediately stored into registers. Whenever they need to be accessed, it is done through the use of these registers.

Part B) Hardware Sketches

1. CPU Datapath design:




2. Control logic design:

	opCode	regWrite	memToRe g (ld)	memWrite (st)	branch (beqR0)	jump	aluSrc	aluControl
j	00	0	X	0	X	1	X	01 (add)
bgeqz	0100	0	X	0	1	0	0	10 (sub) (Rx - 0 = 0)
incr	0101	1 (Rx)	0	0	0	0	1 (imm)	01 (add)
ld	0110	1 (Rx)	1	0	0	0	0	XX
st	0111	0	0	1	0	0	0	XX
mult	1000	1 (Rx)	0	0	0	0	0 (reg)	11 (multiply)
div2	1001	1 (Rx, R15)	0	0	0	0	1 (imm, 2)	00 (div)
stsum	1010	1 (Rx)	0	0	0	0	0	XX
sub	1011	1 (sum)	0	0	0	0	0 (reg)	10 (sub)
add	1100	1 (sum)	0	0	0	0	0 (reg)	01 (add)
stb	1101	1 (Rx)	0	0	0	0	XX	XX
аррВ	1110	1 (tempReg)	0	0	0	0	1 (imm 4bit)	01
initB	1111	1 (tempReg)	0	0	0	0	1 (imm 4 bit)	01

	opCode	reg1	regAdd1	reg2	regAdd2
j	00	XX	XX	X	X
bgeqz	0100	XX	XX	X	X
incr	0101	10 3-bits	00	X	X
ld	0110	11 2-bits	10 (Rx [6, 9])	0 2-bits	0 (Ry [0, 3])
st	0111 11		10	0	0
mult	1000	11	01 (Rx [4, 7])	1	01 (Ry [4, 7])
div2	1001	11 (sum)	00	1 (Rx)	0
stsum	1010	11	00	1	0
sub	1011	11	00	1	0
add	1100	11	00	1	0
stb	1101	11 (tempReg)	00	1	0
appB	1110 11 (tempReg)		XX (uses imm)	X	X
initB	1111	11 (tempReg)	XX	X	X

3. ALU schematic:



Part C) Software Package: Perceptron code + Python Simulator

1. Results with the given n, A, B values:

I. Assembly code of our programs:

Perc	eptron V	V1		Perceptron V2					
1 2 3 4 5	initb appb appb appb stb	0000 0000 0110 0100 r13	CORRECT: ALL # r13 contains n	1 2 3 4 5	initb appb appb appb stb	0000 0000 1111 1010 r13	# r13 contains n		
6 7 8 9	initb appb appb appb stb	0000 0000 0000 0101 r12	# r12 contains A	6 7 8 9	initb appb appb appb stb	1111 1111 1110 1111 r12	# r12 contains A		
11 12 13 14 15	initb appb appb appb stb	1111 1111 1111 1010 r11	# r11 contains B	11 12 13 14 15	initb appb appb appb stb	0000 0000 0101 0000 r11	# r11 contains B		
#ONL)	/ HIGHLIG	HTED CO	DE CHANGES w/ n, A, and B						
16 17 18 19 20	initb appb appb appb stb	0000 0001 0000 0000 r1	# r1 contains 256 (mem addr of first x value)		rest is ex eptron v	-	ne same as		

```
21
         initb
                  0000
22
         appb
                  0010
23
                  0000
         appb
24
                  0000
         appb
                                             # r2 contains 512 (mem addr of first y value)
25
         stb
                  r2
26
         initb
                  0001
27
         stb
                  r4
                                                      #r4 is current step size
28
         add
                  r13
29
         stsum
                  r0
                                                      # r0 set to n-1
30
         incr
                  r0, -1
# step1:
31
         initb
                  0000
32
         sub
                  r4
33
         stsum
                 r3
                                             # reset indexing variable (r3) to -(cur step size)
34
         add
                  r4
35
         stsum
                                                      # set r14 to current step size
                 r14
36
         div2
                  r14
37
         bgeqz
                 r15
                           # if cur step size is even (remainder when r14 is div2), branch
fails
38
        j
                  30 (odd)
                                              # if cur step size is odd (jump to "odd" loop)
# even:
                  0000
39
        initb
40
         incr
                  r6, -1
41
                  r6, (r1)
         st
42
                  r7, (r2)
         st
43
         incr
                  r1, 1
44
         incr
                  r2, 1
45
         incr
                  r3, 1
46
         incr
                  r0, -1
47
                 r0
                                   \# r0 = -1 when n points have been created (bgez fails)
         bgeqz
48
                  48 (step 2)
49
         bgeqz
                 r3
                                \# r3 = 0 when loop has been performed (cur step size)
times
50
                  -10 (even)
51
         sub
                  r4
                                                      # sum = -(current step)
52
         stsum
                                                      # reset indexing value to cur step size
                 r3
# down:
53
         initb
                  0000
54
                  r7, -1
         incr
55
         st
                  r6, (r1)
56
         st
                  r7, (r2)
57
         incr
                  r1, 1
58
         incr
                  r2, 1
59
         incr
                  r3, 1
```

```
60
        incr
                 r0. -1
61
        bgeqz
                 r0
                              # branch fails (jump to step 2) when n points created (r0 = -1)
62
                  34 (step 2)
        j
                                   # branch when loop performed step size times (r3 = 0)
63
        bgeqz
                 r3
64
                 -10 (down)
65
        incr
                 r4, 1
66
                 -34 (step1)
# odd:
        initb
                 0000
67
        incr
                 r6, 1
68
69
        st
                 r6, (r1)
70
        st
                 r7, (r2)
71
        incr
                 r1, 1
72
        incr
                 r2, 1
73
        incr
                 r3, 1
74
                 r0, -1
        incr
75
        bgeqz
                 r0
                              # branch fails (jump to step 2) when n points created (r0 = -1)
76
                 20 (step2)
        j
77
        bgeqz
                 r3
                                   # branch when loop performed step size times (r3 = 0)
78
                 -10 (odd)
                                                     # otherwise repeat current loop
79
        sub
                 r4
                                                     # sum = -(current step size)
80
        stsum
                 r3
                                                     # reset indexing value to cur step size
# up:
81
        initb
                 0000
82
        incr
                 r7, 1
83
        st
                 r6, (r1)
84
                 r7, (r2)
        st
85
                 r1, 16
        incr
86
        incr
                 r2, 1
87
        incr
                 r3, 1
88
        incr
                 r0, -1
89
                 r0
                              # branch fails (jump to step 2) when n points created (r0 = -1)
        bgeqz
90
        j
                 6 (step2)
91
                                  # branch when loop performed step size times (r3 = 0)
        bgeqz
                 r3
92
                                     # otherwise repeat current loop
                 -10 (up)
93
        incr
                 r4, 1
94
                  -62 (step1)
                                 # increase step size and repeat step 1 (switch to
left-down)
# step2:
95
        initb
                 0000
96
        add
                 r13
97
        stsum
                 r0
                                                     #r0 set to n
98
        incr
                  r0, -1
                                                     # r0 initialized to n-1 (for indexing)
99
        initb
                 0000
100
        appb
                 0001
101
        appb
                 0000
102
        appb
                 0000
103
        stb
                 r1
                                   # r1 reinitialized to 256 (mem addr of first x value)
```

```
104
        initb
                 0000
105
        appb
                 0010
106
                 0000
        appb
107
                 0000
        appb
108
        stb
                 r2
                                                    # r2 reinitialized to 512 (mem addr of
first y value)
109
        initb
                 0000
110
        appb
                 0011
                 0000
111
        appb
112
        appb
                 0000
                           #r3 initialized to 768 (memory addr for first C values)
113
        stb
                 r3
114
        add
                 r12
115
        stsum
                 r4
                                                    # initialize r4 to A
116
        add
                 r11
117
        stsum
                 r5
                                                    # initialize r5 to B
# C_pos:
118
        initb
                 0000
119
        ld
                 r6, (r1)
120
        ld
                 r7, (r2)
121
        mult
                 r6, r4
                                                    \# r4 = Ax
                                                    \# r5 = By
122
        mult
                 r7, r5
123
        add
                 r6
        add
124
                 r7
125
        stsum
                 r10
                                                    # r10 = Ax + By
126
        bgeqz
                 r10
                                                    # jump to C neg if Ax+By < 0
127
                 14 (C_neg)
128
        initb
                 0000
129
        appb
                 0000
130
                 0000
        appb
131
        appb
                 0001
132
        stb
                 r8
                                                    # r8 = 1
133
        st
                 r8, (r3)
134
        incr
                 r0, -1
135
        incr
                 r1, 1
136
        incr
                 r2, 1
137
        incr
                 r3, 1
                                                    # increase memory addrs
                                  # if all data points have been classified then go to step 3
138
        bgeqz
                 r0
139
                       # (step3)
                 16
140
        j
                 - 22 # (C_pos),
                                   otherwise repeat classification step
# C_neg:
141
        initb
                 0000
```

```
142
        initb
                 1111
143
        appb
                 1111
144
        appb
                 1111
145
        appb
                 1111
                                                             \# r8 = -1
146
        stb
                 r8
147
        st
                 r8, (r3)
148
                 r1, 1
        inc
149
                 r2, 1
        inc
                 r3, 1
150
        inc
                                                             # increase memory addresses
                 r0, -1
151
        inc
152
        bgeqz
                 r0
                                   # if all data points have been classified then go to step 3
153
        J
                 2(step3)
154
                 -34 (C_pos)
# step3:
155
        initb
                 0000
156
        initb
                 0000
157
        appb
                 0000
158
        appb
                 0000
159
                 0001
        appb
160
        stb
                 r4
                                                    #r4 = a initially set to 1
161
        stb
                 r5
                                                    #r5 = b initially set to 1
162
        initb
                 0000
                 0001
163
        appb
164
        appb
                 1111
165
        appb
                 1111
166
        stb
                 r1
                                  # r1 initialized to 251 (mem addr of first x value)
                 0000
167
        initb
168
                 0001
        appb
169
        appb
                 1111
170
        appb
                 1111
171
        stb
                 r2
                                  # r2 reinitialized to 511 (mem addr of first y value)
172
        initb
                 0000
173
        appb
                 0010
174
        appb
                 1111
175
        appb
                 1111
                                  #r3 initialized to 767 (memory addr for first C values)
176
        stb
                 r3
177
        add
                 r13
178
        stsum
                 r0
                                                    # r0 = n
                                                    # r0 = n-1 (for indexing)
179
        incr
                 r0, -1
# alg:
180
        initb
                 0000
181
        inc
                 r1, 1
```

```
182
         inc
                  r2, 1
183
         inc
                  r3, 1
                                                     # increment mem addr at start of loop
184
         ld
                  r6, (r1)
         ld
                  r7, (r2)
185
186
         ld
                  r8, (r3)
187
         mult
                                                     # r6 = x*a = ax
                  r6, r4
188
         mult
                  r7, r5
                                                     # r7 = y*b = by
189
         add
                  r6
190
         add
                  r7
                 r10
191
         stsum
                                                     # r10 = ax + by
192
         bgeqz
                 r10
                                                     # jump to ltz if ax + by < 0
193
                  26 (ltz)
        j
194
         initb
                  0001
195
         stb
                  r9
                                                     # r9 = c = 1
196
         add
                  r8
197
         sub
                  r9
198
                                                     \# r10 = C-c
         stsum
                 r10
                            \# r10 = [(C-c)/2]; if c > C, r7 = -1; if c < C, r7 = 1; if c == C, r7 =0
199
         div2
                  r10
200
         add
                  r10
201
         stsum
                 r7
                                                     # set r7 to change factor
202
         ld
                  r6, (r1)
                                                     # reset r6 to x value
203
         mult
                  r6, r7
                                   \# r6 = x, -x, or 0 depending on change factor
204
         add
                  r4
205
         add
                  r6
206
         stsum
                 r4
                                                     # update a
207
         add
                  r10
208
         stsum
                 r6
                                                     # set r6 to change factor
209
         ld
                  r7,(r2)
                                                     # reset r7 to y value
210
         mult
                  r7, r6
                                   # r7 = y, -y, or 0 depending on change factor
         add
                  r5
211
212
         add
                  r7
213
         stsum
                 r5
                                                     # update b
214
         incr
                  r0, -1
                                                     # increase n indexing value
215
         bgeqz
                 r0
                              # if a and b have been adjusted n amount of times (r0 = -1)
# jump to final
216
                  28 (final)
217
        j
                  -36 (alg)
                                            # otherwise repeat adjusting process
# Ltz:
218
         initb
                  0000
```

```
219
        initb
                 1111
220
        stb
                 r9
                                                     # r9 = c = -1
221
        add
                 r8
222
                 r9
        sub
223
        stsum
                 r10
                                                     \# r10 = C-c
224
        div2
                 r10
                              \# r10 = [(C-c)/2]; if c > C, r7 = -1; if c < C, r7 = 1; if c == C, r7 = 0
225
        add
                 r10
226
                                                     # set r7 to change factor
        stsum
                 r7
227
        ld
                 r6, (r1)
                                                     # reset r6 to x value
228
        mult
                 r6, r7
                                            \# r6 = x, -x, or 0 depending on change factor
229
        add
                 r4
230
        add
                 r6
231
                                                     # update a
        st
                 r4
232
        add
                 r10
233
        stsum
                 r6
                                                     # set r6 to change factor
234
        ld
                 r7,(r2)
                                                     # reset r7 to y value
235
        mult
                 r7, r6
                                            # r7 = y, -y, or 0 depending on change factor
        add
236
                 r5
237
        add
                 r7
238
        st
                 r5
                                                     # update b
239
        incr
                 r0, -1
                                                     # decrease n indexing value
240
                 r0
        bgeqz
241
                                                     # jump to after n loops (when r0 = n
        j
                 2 final
-1)
                                            # loop until n loops have been performed
242
                 -62 (alg)
final:
243
        initb
                 0000
244
        Initb
                 0000
245
        stb
                 r1
                                                     # set mem addr to 0 in order to store
final a
246
        add
                 r4
247
                 r9
                             # store r4 into r9 so that it can be stored into memory using st
        stsum
248
        st
                 r9, (r1)
249
        incr
                 r1, 1
250
        add
                 r5
251
        stsum
                 r9
252
        st
                 r9, (r1)
                                                     # store final b at mem addr 1
```

II. Machine code in binary:

-	
Perceptron V1	Perceptron V2
11110000	11110000
11100000	11100000
11100110	11101111
11100100	11101010
11011101	11011101
11110000	11111111
11100000	11101111
11100000	11101110
11100101	11101111
11011100	11011100
11111111	11110000
11101111	11100000
11101111	11100101
11101010 11011011	11100000 11011011
11110000	11110000
11100001	11100001
11100001	11100001
11100000	11100000
11010001	11010001
11110000	11110000
11100010	11100010
11100000	11100000
11100000	11100000
11010010	11010010
11110001	11110001
11010100	11010100
11001101	11001101
10100000	10100000
01010000	01010000
11110000	11110000
10110100	10110100
10100011 11000100	10100011 11000100
10101110	10101110
10011110	10011110
01001111	01001111
00001111	00001111
11110000	11110000
01011100	01011100
01110001	01110001
01110110	01110110
01010011	01010011
01010101	01010101
01010111	01010111
01010000	01010000
01000000	01000000
00011000	00011000
01000011	01000011
00111011 10110100	00111011 10110100
10110100	10110100
111100001	11110000
01011110	01011110
01110001	01110001

	T
01110110	01110110
01010011	01010011
01010101	01010101
01010111	01010111
01010000	01010000
01000000	01000000
00010001	00010001
01000011	01000011
00111011	00111011
01011001	01011001
00101111	00101111
11110000	11110000
01011101	01011101
01110001	01110001
01110110	0111001
01010011	01010011
0101011	0101011
01010111	01010101
01010111	01010111
01010000	01000000
00001010	00001010
01000111	01000011
00111011	00111011
10110100	10110100
10100011 11110000	10100011 11110000
01011111	01011111
	01110001
01110001 01110110	01110110
01010011	01010011
01010011	01010011
01010111 01010000	01010111 01010000
01000000	01000000
00000011	0000001
01000011 00111011	01000011 00111011
01011011	
00100001	01011001 00100001
11110000	11110000
11001101	11001101
10100000	10100000
01010000	01010000
11110000	11110000
1110000	1110000
11100001	11100001
11100000	11100000
11010001	11010000
11110000	11110000
1110000	1110000
11100010	11100010
11100000	11100000
11010010	11010010
11110000	11110000
1110000	1110000
11100011	11100011
11100000	11100000
11010011	11010011
11010011	11001100
10100100	10100100
11001011	1100101
1001011	101001011
11110000	11110000
01100001	0110000
01100110	0110001
01100110	01100110

	T
10001000	10001000
10001101	10001101
11000110	11000110
11000111	11000111
10101010	10101010
01001010	01001010
00000111	00000111
11110000	11110000
1110000	1110000
11100000	11100000
11100001	11100001
11011000	11011000
01111011	01111011
01010000	01010000
01010001	01010000
0101011	0101011
01010111	01010111
01000000	01000000
00001000	
	00001000
00110101 11110000	00110101 11110000
111110000	
11111111	11111111
	11101111
11101111	11101111
11101111	11101111
11011000	11011000
01111011	01111011
01010011	01010011
01010101	01010101
01010111	01010111
01010000	01010000
01000000	01000000
00000001	00000001
00101100	00101100
11110000	11110000
11110000	11110001
11100000	11010100
11100000	11010101
11100001	11110000
11010100	11100000
11010101	11101111
11110000	11101111
11100000	11010001
11101111	11110000
11101111	11100001
11010001	11101111
11110000	11101111
11100001	11010010
11101111	11110000
11101111	11100010
11010010	11101111
11110000	11101111
11100010	11010011
11101111	11001101
11101111	10100000
11010011	01010000
11001101	11110000
10100000	01010011
01010000	01010101
11110000	01010111
01010011	01100001
01010101	01100110
01010111	01101011
01100001	10001000
01100110	10001101


01101011 11000110 11000111	
10001101 10101010	
110001101 01001010 01001010	
11000110 01001010 00001101	
10101010 00001101	
01001010 11011001	
00001101 11001000	
11110001 10111001	
11011001 10111001 10101010	
11001000 1001010	
10111001 11001010	
10111001 11001010 11001010 10100111	
1001010 10100011 01100001	
11001010 01100001 10001011	
10100101 10001011 11000100	
01100011	
1000101 1000100	
11000100 11001010	
11000100 11000110 10100110	
10100110 10100110 10100110 01100110	
11001010 1100110 1000110	
1010010 10001110 11000101	
01100110 11000101 11000101	
1000110 11000111 10100101	
11000101 01010000	
11000101 01010000 010000000	
10100111 0100000 00001110	
01010000 0001110	
01000000 00101110 11110000	
00001110 11111111	
00101110 11011001	
11110000 11001000	
11111111 1001000	
11011001 10101001	
11001000 10011010	
10111001 11001010	
10101010 10100111	
10011010 01100001	
11001010 10001011	
10100111 11000100	
01100001 11000110	
10001011 10100100	
11000100 11001010	
11000110 10100110	
10100110 01100110	
11001010 10001110	
10100110 11000101	
01100110 11000111	
10001110 10100101	
11000101 01010000	
11000111 01000000	
10100101 00000001	
01010000 00100001	
01000000 11110000	
00000001 11110000	
00100001 11010001	
11110000 11000100	
11110000 10101001	
11010001 01111101	
11000100 01010011	
10101001 11000101	
01111101 10101001	
01010011 01111101	
11000101	

10101001 01111101

III. Screenshots of your Python simulator's output for your program

Perceptron V1:

Instruction Count with final register values:



Final Result:

	liemor.	y Cont	enc.													
	_															
	0:	4	1:	-5		0	3:	0	4:	0	5:	0		0		0
	8:	0	9:	0	10:	0	11:	0	12:	0	13:	0	14:	0	15:	0
	16:	0	17:	0	18:	0	19:	0	20:	0	21:	0	22:	0	23:	0
	24:	0	25:	0	26:	0	27:	0	28:	0	29:	0	30:	0	31:	0
** ***	1100:															
x-va	lues.															
	248:	0	249:	0	250:	0	251:	0	252:	0	253:	0	254:	0	255:	0
	256:	1	257:	1	258:	0	259:	-1	260:	-1	261:	-1	262:	ø	263:	1
	264:	2	265:	2	266:	2	267:	2	268:	1	269:	ø	270:	-1	271:	-2
	272:	-2	273:	-2	274:	-2	275:	-2	276:	-1	277:	ē	278:	1	279:	2
	280:	3	281:	3	282:	3	283:	3	284:	3	285:	3	286:	2	287:	1
	288:	0	289:		290:	-2	291:	-3	292:	-3	293:	-3	294:	-3	295:	-3
	296:	-3	297:	-3	298:	-2	299:	-1	300:	0	301:	1	302:	2	303:	3
	304:		305:		306:	4	307:	4	308:		309:		310:		311:	4
	312:	3	313:		314:	1	315:	0	316:	-1	317:	-2	318:	-3	319:	-4
	320:	-4	321:	-4	322:	-4	323:	-4	324:	-4	325:	-4	326:	-4	327:	-4
	328:	-3	329:	-2	330:	-1	331:	ø	332:	1	333:	2	334:	3	335:	4
	336:	5	337:	5	338:	5	339:	5	340:	5	341:	5	342:	5	343:	5
	344:	5	345:	5	346:	4	347:	3	348:	2	349:	1	350:	ø	351:	-1
	352:	-2	353:	-3	354:	-4	355:	-5	356:	9	357:	9	358:	ē	359:	9
	360:	e	361:	e	362:	ø	363:	ø	364:	ø	365:	ø	366:	ø	367:	0
	300.	•	301.		302.		303.	•	J04.		303.	•	300.		30/.	

y-values:


512:	0	513:	1	514:	1	515:	1	516:	0	517:	-1	518:	-1	519:	-1
520:		521:	0	522:		523:		524:		525:		526:		527:	
528:		529:	0	530:		531:		532:		533:		534:		535:	
536:		537:		538:	0	539:		540:		541:		542:		543:	
544:		545:		546:		547:		548:		549:		550:	0	551:	
552:		553:		554:		555:		556:		557:		558:		559:	
560:		561:		562:		563:	0	564:		565:		566:		567:	4
568:		569:		570:		571:	4	572:	4	573:	4	574:	4	575:	4
576:		577:		578:		579:	0	580:	-1	581:		582:		583:	-4
584:	-4	585:	-4	586:	-4	587:	-4	588:	-4	589:	-4	590:	-4	591:	-4
592:	-4	593:		594:		595:		596:	0	597:		598:		599:	
600:		601:		602:		603:		604:		605:		606:		607:	
608:		609:		610:		611:		612:	ø	613:	ø	614:	ø	615:	ø
616:	0	617:	ø	618:	ø	619:	ø	620:	0	621:	0	622:	ø	623:	0

c-values:

760:	0	761:	0	762:	0	763:	0	764:	0	765:	0	766:	0	767:	0
768:		769:		770:	-1	771:		772:		773:		774:		775:	1
776:		777:		778:		779:		780:		781:		782:		783:	-1
784:		785:		786:	-1	787:		788:		789:	1	790:		791:	1
792:		793:		794:		795:		796:		797:		798:		799:	-1
800:		801:		802:		803:	-1	804:		805:		806:		807:	-1
808:		809:		810:		811:		812:		813:		814:		815:	1
816:	1	817:		818:		819:		820:		821:		822:		823:	-1
824:		825:		826:		827:	-1	828:		829:		830:		831:	-1
832:		833:		834:		835:		836:		837:		838:		839:	1
840:		841:		842:		843:		844:		845:		846:		847:	1
848:		849:		850:		851:		852:		853:		854:		855:	1
856:	1	857:		858:		859:		860:	-1	861:		862:		863:	-1
864:		865:		866:		867:		868:	0	869:	0	870:	0	871:	0
872:	0	873:	0	874:	0	875:	0	876:	0	877:	0	878:	0	879:	0

Perceptron V2:

Instruction Count with final register values:



y-values:

512:	513:		514:	515:	516:	517:	518:	519:	-1
520:	521:	0	522:		524:		526:		2
528:	529:		530:	531:	532:		534:		-2
536:			538:	539:	540:	541:	542:	543:	3
544:	545:		546:	547:	548:	549:	550:		-1
552:			554:		556:		558:	559:	-3
560:	561:		562:	563:	564:	565:	566:	567:	4
568:	569:		570:				574:		4
576:			578:	579:	580:	581:	582:	583:	-4
584:	585:		586:	587:	588:	589:	590:	591:	-4
592:	593:		594:	595:	596:	597:	598:	599:	3
600:	601:		602:	603:	604:	605:	606:	607:	5
608:	609:		610:	611:	612:		614:	615:	1
616:	617:		618:	619:	620:	621:	622:		-5
624:	625:		626:	627:	628:	629:	630:	631:	-5
			634:	635:	636:		638:	639:	2
640:	641:		642:	643:	644:	645:	646:	647:	6
648:	649:		650:	651:	652:		654:		6
656:			658:	659:	660:	661:	662:	663:	-2
664:	665:		666:	667:	668:	669:	670:	671:	-6
672:			674:	675:	676:		678:	679:	-6
680:	681:		682:	683:	684:	685:	686:	687:	1
688:	689:		690:	691:	692:	693:	694:	695:	7
696:	697:		698:	699:	700:	701:	702:	703:	7
704:	705:		706:	707:	708:	709:	710:	711:	3
			714:	715:	716:		718:	719:	-5
720:	721:				724:		726:		-7
728:	729:		730:				734:		-7
736:			738:	739:	740:	741:	742:	743:	0
744:	745:		746:	747:	748:	749:	750:		8
			754:		756:		758:	759:	8
760:	761:		762:	763:	764:	765:	766:	767:	0

c-values:

768:	769:	770:	771:	1	772:		-1	774:	-1		
776:		778:	779:		780:	781:		782:		783:	
784:	785:	786:	787:		788:	789:		790:		791:	
792:	793:	794:	795:		796:	797:		798:		799:	
800:	801:	802:	803:		804:	805:		806:		807:	
808:	809:	810:	811:		812:	813:		814:		815:	
816:	817:	818:	819:		820:	821:		822:		823:	
824:	825:	826:	827:		828:	829:		830:		831:	
832:	833:	834:	835:		836:	837:		838:		839:	
840:	841:	842:	843:		844:	845:		846:		847:	
848:	849:	850:	851:		852:	853:		854:		855:	
856:	857:	858:	859:		860:	861:		862:		863:	
864:	865:	866:	867:		868:	869:		870:		871:	
872:		874:	875:		876:	877:		878:		879:	
880:	881:	882:	883:		884:	885:		886:		887:	
888:	889:	890:	891:		892:	893:		894:		895:	
896:	897:	898:	899:		900:	901:		902:		903:	
904:	905:	906:	907:		908:	909:		910:		911:	
912:	913:	914:	915:		916:	917:		918:		919:	
920:	921:	922:	923:		924:	925:		926:		927:	
928:	929:	930:	931:		932:			934:		935:	
936:		938:	939:		940:	941:		942:		943:	
944:	945:	946:	947:		948:	949:		950:		951:	
952:	953:	954:	955:		956:	957:		958:		959:	
960:	961:	962:	963:		964:	965:		966:		967:	
968:	969:	970:	971:		972:	973:		974:		975:	
976:	977:	978:	979:		980:	981:		982:		983:	
984:	985:	986:	987:		988:	989:		990:		991:	
992:	993:	994:	995:		996:	997:		998:		999:	
1000:	1001:	1002:	1003:		1004:	1005:		1006:		1007:	
1008:	1009:	1010:	1011:		1012:	1013:		1014:		1015:	
1016:	1017:	1018:	1019:		1020:	1021:		1022:		1023:	

2. Include your Python simulator code here:

```
MEDP Simulator
import math
Registers = [0] * 18
Instructions = []
Mem = \{\}
memAddr = range(0, 1024, 1) # 16-bit memory addresses
for i in memAddr:
Mem[i] = 0
func = {}
func["00"] = "j"
func["0100"] = "bgeqz"
func["0101"] = "incr"
func["0110"] = "ld"
func["0111"] = "st"
func["1000"] = "mult"
func["1001"] = "div2"
func["1010"] = "stsum"
func["1011"] = "sub"
func["1100"] = "add"
func["1101"] = "stb"
func["1110"] = "appb"
func["1111"] = "initb"
```

```
def twos comp(val, bits):
def formatChecker(instr):
def PC(dataFile):
for instr in dataFile:
def simulator(dataFile, functions):
while i < len(dataFile):</pre>
```

```
instr = dataFile[i]
if (formatChecker(instr) == False):
instructionCount = instructionCount + 1
  imm = instr[2:8]
  newImm = twos_comp(int(instr[2:8], 2), 6)
  Instructions.append(functions[instr[0:2]] + " " + str(newImm))
```

```
Instructions.append(functions[instr[0:4]] + " $" + str(Rx))
Instructions.append(functions[instr[0:4]] + " $" + str(Rx) + ", " +
 Registers[Rx] = Registers[Rx] - 1
if (imm == 1):
 Registers[Rx] = Registers[Rx] + 1
Instructions.append(functions[instr[0:4]] + " $" + str(Rx) + ", ($" +
Registers[Rx] = Mem[Registers[Ry]]
```

```
Instructions.append(functions[instr[0:4]] + " $" + str(Rx) + ", ($" +
str(Ry) + ") Addr: " + str(Registers[Ry]) + " = " + str(Registers[Rx]))
    Mem[Registers[Ry]] = Registers[Rx]
    Instructions.append(functions[instr[0:4]] + " $" + str(Rx) + ", $" +
    Registers[Rx] = Registers[Rx] * Registers[Ry]
    Instructions.append(functions[instr[0:4]] + " $" + str(Rx))
    R15 = Registers[Rx] % 2
    Registers[Rx] = math.floor(Registers[Rx] / 2)
```

```
Instructions.append(functions[instr[0:4]] + " $" + str(Rx))
Registers[Rx] = Registers[16]
Instructions.append(functions[instr[0:4]] + " $" + str(Rx))
Registers[16] = Registers[16] - Registers[Rx]
Instructions.append(functions[instr[0:4]] + " $" + str(Rx))
Registers[16] = Registers[16] + Registers[Rx]
Instructions.append(functions[instr[0:4]] + " $" + str(Rx))
```

```
Registers[Rx] = twos comp(int(Registers[17], 2), len(Registers[17]))
     Instructions.append(functions[instr[0:4]] + " " + instr[4:8])
     Registers[17] = str(Registers[17]) + instr[4:8]
     Instructions.append(functions[instr[0:4]] + " " + instr[4:8])
return instructionCount
print("Welcome to MEDP Simulator!\n\n")
dataFile = str(input("Enter the filename with the MEDP instructions: "))
printInstr = str(input("\nTranslate instructions into writefile.txt (y/n)? "))
print("\n\tMEDP Simulator\n\n")
with open(dataFile) as myFile:
```

```
instructionCount = simulator(dataFile, func)
pc = PC(dataFile)
if(printInstr.lower() == 'y'):
   w.write(str(instr) + "\n")
 w.write("----\n")
```

```
printCounter = printCounter + 1
   addr = str(addr) + ":"
   # Formats so it prints nicely while fullscreened
   writeMe = "{:<8} {:<5}".format(str((addr)), str(content))

# Just limits the amount of addresses per line to 8, which looks the best
when you give the writefile.txt all the space you can on repl.it
   if (printCounter == 8):
        w.write(writeMe)
        w.write("\n")
        printCounter = 0
   else:
        w.write(writeMe)

w.close()  # Close the file
except IOError:
# This happens if the filename is wrong
print("Uh oh, this file either does not exist or we can not reach
it...\n\nAborting...")
exit()</pre>
```