Skip to content
View mirjanastojilovic's full-sized avatar
Block or Report

Block or report mirjanastojilovic

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RDS RDS Public

    FPGA routing delay sensors for effective remote power analysis attacks

    VHDL 6

  2. MetriSCA MetriSCA Public

    An open-source library of metrics for side-channel analysis

    C++ 5 4

  3. mirjanastojilovic.github.io mirjanastojilovic.github.io Public

    My personal web page

    CSS

  4. remote-fpga-attacks-book-chapter remote-fpga-attacks-book-chapter Public

    VHDL 1

  5. RISC-V-instruction-classification-on-remote-FPGAs RISC-V-instruction-classification-on-remote-FPGAs Public

    Artifacts of the paper "Instruction-level power side-channel leakage evaluation of soft-core CPUs on shared FPGAs," in the Springer Journal of Hardware and Systems Security (HaSS), 2023

    Jupyter Notebook

  6. vtr-verilog-to-routing vtr-verilog-to-routing Public

    Forked from verilog-to-routing/vtr-verilog-to-routing

    Verilog to Routing -- Open Source CAD Flow for FPGA Research

    C++