











REG\_EN[1..4]D\_\_REG\_EN[1..4]

DSP\_YID[0..3]D\_DSP\_YID[0..3]

DSP\_XID[0..3]D\_DSP\_XID[0..3]





