


### **Number of Pipeline Stages**

- In general, a larger number of stages gives better performance.
- However:
  - A larger number of stages increases the overhead in moving information between stages and synchronization between stages.
  - The complexity of the CPU grows with the number of stages.
  - It is difficult to keep a large pipeline at maximum rate because of pipeline hazards.
- Intel 80486 and Pentium:
  - Five-stage pipeline for integer instructions.
  - Eight-stage pipeline for FP (floating points) instructions.
- IBM PowerPC:
  - Four-stage pipeline for integer instructions.
  - Six-stage pipeline for FP instructions.

Zebo Peng, IDA, LITH 7 TDTS 08 – Lecture 3




## **Pipeline Hazards (Conflicts)**

- They are situations that prevent the next instruction in the instruction stream from executing during its designated clock cycle. The instruction is said to be **stalled**.
- When an instruction is stalled:
  - All instructions later in the pipeline than the stalled instruction are also stalled;
  - No new instructions are fetched during the stall;
  - Instructions earlier than the stalled one continue as usual.
- Types of hazards:
  - Structural hazards
  - Data hazards
  - Control hazards

Zebo Peng, IDA, LITH 9 TDTS 08 – Lecture 3

# **Structural (Resource) Hazards**

 Hardware conflicts — caused by the use of the same hardware resource at the same time (e.g., memory conflicts).



 Penalty: 1 cycle (NOTE: the performance lost is multiplied by the number of stages).


Zebo Peng, IDA, LiTH

10

TDTS 08 - Lecture 3

#### **Structural Hazard Solutions**


- In general, the hardware resources in conflict are duplicated in order to avoid structural hazards.
- Functional units (ALU, FP unit) can also be pipelined themselves to support several instructions at the same time.
- Memory conflicts can be solved by:
  - having two separate caches, one for instructions and the other for operands (Harvard architecture);





#### **Structural Hazard Solutions**


- In general, the hardware resources in conflict are duplicated in order to avoid structural hazards.
- Functional units (ALU, FP unit) can also be pipelined themselves to support several instructions at the same time.
- Memory conflicts can be solved by
  - having two separate caches, one for instructions and the other for operands (Harvard architecture);
  - Using multiple banks of the main memory; or
  - keeping as many intermediate results as possible in the registers (!).


Zebo Peng, IDA, LITH 12 TDTS 08 – Lecture 3






















## **Branch Handling (3)**

- Pre-fetch branch target when a conditional branch is recognized, the following instruction is fetched, and the branch target is also pre-fetched.
- Loop buffer use a small, very high-speed memory to keep the n most recently fetched instructions in sequence. If a branch is to be taken, the buffer is first checked to see if the branch target is in it.
  - Special cache for branch target instructions.
- Delayed branch re-arrange the instructions so that branching occur later than originally specified.

Zebo Peng, IDA, LiTH 21 TDTS 08 – Lecture 3







#### **Branch Prediction**

- When a branch is encountered, a prediction is made and the predicted path is followed.
- The instructions on the predicted path are fetched.
- The fetched instruction can also be executed called Speculative Execution.
  - The results produced of these executions should be marked as tentative.
- When the branch outcome is decided, if the prediction is correct, the special tags on tentative results are removed.
- If not, the tentative results are removed. And the execution goes to the other path.
- Branch prediction can base on static information or dynamic information.

Zebo Peng, IDA, LiTH 24 TDTS 08 – Lecture 3






# **Static Branch Prediction (Cont'd)**

- Predict never taken
  - Assume that jump will not happen.
  - Always fetch next instruction.
- Predict by Operation Codes
  - Some instructions are more likely to result in a jump than others.
    - BNZ (Branch if the result is Not Zero)
    - BEZ (Branch if the result equals Zero)
  - Can get up to 75% success.

Zebo Peng, IDA, LiTH

27

TDTS 08 - Lecture 3



### Summary

- Instruction execution can be substantially accelerated by instruction pipelining.
- A pipeline is organized as a succession of N stages. Ideally N instructions can be active inside a pipeline.
- Keeping a pipeline at its maximal rate is, however, prevented by pipeline hazards.
  - Structural hazards are due to resource conflicts.
  - Data hazards are caused by data dependencies between instructions.
  - Control hazards are produced as consequence of branch instructions.
- Branch instructions can dramatically affect pipeline performance. It is very important to reduce penalties produced by branches.

Zebo Peng, IDA, LiTH

29

TDTS 08 - Lecture 3