

# Data Dependencies

Describes the normal situation that the data that instructions use depend upon the data created by other instructions, or data is stored in locations used by other instructions.

Three types of data dependency between instructions,

- True data dependency
- Antidependency
- Output dependency.

↑  
Sometimes called  
name dependencies  
↓

## True data dependency

Occurs when value produced by an instruction is required by a subsequent instruction.

Also known as a *flow dependency* because dependency is due to flow of data in program and also called *read-after-write hazard* because reading a value after writing to it.

# True data dependency


## Example

1.    ADD   **R3**, R2, R1        ;R3 = R2 + R1
2.    SUB   R4, **R3**, 1        ;R4 = R3 - 1


“Data” dependency between instruction 1 and 2 (**R3**).

In general, they are the most troublesome to resolve in hardware.

# True data dependency in a five-stage pipeline



(a) Stages



# Antidependency

Occurs when an instruction writes to a location which has been read by a previous instruction.

Also called a *write-after-read hazard*.

# Antidependency

## Example

1.        **ADD** R3,**R2**,R1        ;R3 = R2 + R1
2.        **SUB** **R2**,R5,1        ;R2 = R5 - 1

Instruction 2 must not produce its result in R2 before instruction 1 reads R2, otherwise instruction 1 would use the value produced by instruction 2 rather than the previous value of R2.

## **Antidependencies in a single pipeline**

In most pipelines, reading occurs in a stage before writing and an antidependency would not be a problem. Becomes a problem if the pipeline structure is such that writing can occur before reading in the pipeline, or the instructions are not processed in program order - see later.

# Output dependency

Occurs when a location is written to by two instructions.

Also called *write-after-write hazard*.



# Output dependency

## Example

- |    |              |               |
|----|--------------|---------------|
| 1. | ADD R3,R2,R1 | ;R3 = R2 + R1 |
| 2. | SUB R2,R3,1  | ;R2 = R3 - 1  |
| 3. | ADD R3,R2,R5 | ;R3 = R2 + R5 |

Instruction 1 must produce its result in R3 before instruction 3 produces its result in R3 otherwise instruction 2 might use the wrong value of R3.

# Output dependencies in a single pipeline

Again dependency not significant in a single pipeline if all instructions write at the same time in the pipeline and instructions are processed in program order.

Output dependencies are a form of resource conflict, because the register in question is accessed by two instructions. The register is being reused. Consequently, the use of another register in the instruction would eliminate the potential problem.

## Detecting hazards

Can be detected by considering read and write operations on specific locations accessible by the instructions:

# Mathematical Conditions for Hazard

(Berstein's Conditions)

Let:

$O(i)$  indicate the set of (output) locations altered by instruction  $i$ ;


$I(i)$  indicate the set of (input) locations read by instruction  $i$ ,

$\phi$  indicates an empty set.

A potential hazard exists between instruction  $i$  and a subsequent instruction  $j$  when at least one of the following conditions fails:

For read-after-write	$O(i) \cap I(j) = \phi$	<span style="color: blue;">Null set i.e. left are disjoint sets</span>
For write-after-read	$I(i) \cap O(j) = \phi$	
For write-after-write	$O(i) \cap O(j) = \phi$	

Write after read hazard



# Example

Suppose we have code sequence:

1.            **ADD R3,R2,R1**            ;**R3 = R2 + R1**

2.            **SUB R5,R1,1**            ;**R5 = R1 - 1**

entering the pipeline. We have:

**O(1) = (R3)**

**O(2) = (R5)**

**I(1) = (R1,R2)**

**I(2) = (R1)**

The conditions:

**(R3)  $\cap$  (R1) =  $\phi$**

**(R2,R1)  $\cap$  (R5) =  $\phi$**

**(R3)  $\cap$  (R5) =  $\phi$**

are satisfied and there are no hazards

**Berstein's Conditions** can be extended to cover more than two instructions.

Number of hazard conditions to be checked becomes quite large for a long pipeline having many partially completed instructions.


Satisfying conditions are sufficient but not necessary in mathematical sense. May be that in a particular pipeline a hazard does not cause a problem.

## **Direct hardware method of checking Bernstein's conditions**

Do logical comparisons between the source and destination register identification number of pairs of instructions in pipeline.




# Checking hazards between two instructions in pipeline



Although previous method can be extended to any number of instructions, it is complex and a much simpler method that is usually sufficient is as follows:


## Pipeline interlock using register valid bits

Associate a 1-bit flag (valid bit) with each operand register. Flag indicates whether a valid result exists in register, say 0 for not valid and 1 for valid.




# Resetting valid bit (invalid)

Done during the operand fetch stage. Instruction which will write to a register examines the valid bit of the register. If valid bit is 1, it is reset to 0 to show that the value will be changed. Suppose instruction is **ADD R3,R2,R2**. Valid bit of R3 reset.




# Setting bit (valid)

Done during operand store stage. When the instruction has produced the value, it loads the register and **sets the valid bit to 1**, letting other instructions have access to the register.



# Reading valid bit

Done during the operand fetch stage. Any instruction which wants to read register operands has to wait until the registers valid bits have been set before reading the operands. Suppose the subsequent instruction is SUB R4,R3,1. It stalls until ADD R3,R2,R1 stores its result and sets the valid bit:



## Another Example

Suppose the instruction sequence is:

1.        **ADD R3,R4,4**
2.        **SUB R5,R3,8**
3.        **SUB R6,R3,12**

Read-after-write hazard between instr. 1 and instr. 2 (R3).

Read-after-write hazard between instr. 1 and instr. 3 (again R3).

In this case, sufficient to reset valid bit of R3 register to be altered during stage 2 of instr. 1 in preparation for setting it in stage 4.

Both instructions 2 and 3 must examine valid bit of their source registers prior to reading contents of registers, and will hesitate if they cannot proceed.

# Caution

The valid bit approach has the potential of detecting all hazards, but write-after-write (output) hazards need special care.

## Example

Suppose the sequence is:

1.        **ADD R3,R4,R1**
2.        **SUB R3,R4,R2**
3.        **SUB R5,R3,R2**

(very unlikely sequence, but poor compiler might create such redundant code).

Instruction 1 will reset valid bit of R3 in preparation to altering its value. Instruction 2 will find valid bit already reset. If instruction 2 were to be allowed to continue, instruction 3 would only wait for the valid bit to be set, which would first occur when instruction 1 writes to R3. Instruction 3 would get value generated by instruction 1, rather than value generated by instruction 2 as called for in program sequence.



## Correct algorithm for resetting valid bit

WHILE destination register valid bit = 0 wait (pipeline stalls), else reset destination register valid bit to 0 and proceed.

# Forwarding

Refers to passing result of one instruction directly to another instruction to eliminate use of intermediate storage locations.

Can be applied at compiler level to eliminate unnecessary references to memory locations by forwarding values through registers rather than through memory locations.

Forwarding can also be applied at hardware level to eliminate pipeline cycles for reading registers updated in a previous pipeline stage. Eliminates register accesses by using faster data paths.

## Internal forwarding

*Internal forwarding* is hardware forwarding implemented by processor registers or data paths not visible to the programmer.



### Example

```
ADD R3,R2,R0
```



```
SUB R4,R3,8
```

Internal forwarding forwards the value being stored in R3 by the operand store unit directly to the execute unit.

# Five stage pipeline without internal forwarding



# Internal forwarding in a five stage pipeline



# Internal forwarding in a five stage pipeline

- more details

The diagram illustrates the internal forwarding mechanism in a five-stage pipeline. The stages are labeled OF (Operand Fetch), Select, EX (Execute), MEM (Memory Access), and OS (Operand Store). The OF stage contains a Register File with fields for Op code, R<sub>d</sub>, R<sub>s1</sub>, and R<sub>s2</sub>. The Select stage contains two Select units. The EX, MEM, and OS stages are represented by large empty boxes. The OS stage contains a Register File with fields for R3 and V3. The diagram shows the flow of data and control signals. Red arrows indicate the forwarding of R<sub>s1</sub> and R<sub>s2</sub> from the OF stage to the Select units in the Select stage. Blue arrows show the flow of data from the Register File in the OF stage to the Select units. Purple arrows show the flow of data from the Register File in the OS stage to the Select units. The diagram also shows the flow of control signals, including the Compare IDs signal, which is used to determine if a forwarding operation is needed.

© Barry Wilkinson 2008. This material is for sole and exclusive use of students enrolled at UNC-Charlotte. It is not to be sold, reproduced, or generally distributed. slides11.fm-30.

# Questions

For the following code sequence

ADD R1, R2, R3

SHL R3, R4, R5

SUB R1, R6, R3

SUB R5, R3, R1

- (a) How many potential data hazards are there?
- (b) Draw a space time diagram showing the progression of the instructions through a 5-stage pipeline (the pipeline as described in notes).
- (c) How many cycles are saved if internal forwarding is applied?