

ECE232: Hardware Organization and Design

Part 11: Pipelining Chapter 4/6

http://www.ecs.umass.edu/ece/ece232/

Adapted from Computer Organization and Design, Patterson & Hennessy, UCB

CPI Calculation

- CPI stands for average number of Cycles Per Instruction
- Assume an instruction mix of 24% loads, 12% stores, 44% R-format, 18% branches, and 2% jumps
- CPI = 0.24 * 5 + 0.12 * 4 + 0.44 * 4 + 0.18 * 3 + 0.02 * 3 = 4.04
- Speedup?
- Question: Can we achieve a CPI of 1???

Speeding up through pipelining

- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, and fold A B C D
 - Washer takes 30 minutes
 - Dryer takes 30 minutes
 - "Folder" takes 30 minutes
 - "Stasher" takes 30 minutes to put clothes into drawers










ECE232: Pipelining I 3


Sequential Laundry





- Sequential laundry takes 8 hours for 4 loads
- If they learned pipelining, how long would laundry take?


ECE232: Pipelining I 4

Adapted from Computer Organization and Design, Patterson&Hennessy, UCB, Kundu, UMass









Why Pipeline?

- Suppose we execute 100 instructions
- Single Cycle Machine
 - 45 ns/cycle x 1 CPI x 100 inst = 4500 ns
- Multicycle Machine
 - 10 ns/cycle x 4.04 CPI (for the given inst mix) x 100 inst = 4040 ns
 - Instruction mix of 24% loads, 12% stores, 44% R-format, 18% branches, and 2% jumps
- Ideal pipelined machine (with 5 stages)
 - 10 ns/cycle x (1 CPI x 100 inst + 4 cycle drain) = 1040 ns
- Speedup=4.33 vs. single-cycle
- 3.88 vs. multi-cycle (for the given inst mix)


ECE232: Pipelining I 9

Adapted from Computer Organization and Design, Patterson&Hennessy, UCB, Kundu, UMass

Koren

Why Pipeline? Because the resources are there! Time (clock cycles) I Reg Inst 1 ⊥ Reg t Inst 2 Im Inst 3 0 d Inst 4 Reg ⁺Inst 5 ECE232: Pipelining I 10 Adapted from Computer Organization and Design, Patterson&Hennessy, UCB, Kundu, UMass

Pipelining Rules



- Forward traveling signals at each stage are latched
- Only perform logic on signals in the same stage
 - · signal labeling useful to prevent errors,
 - e.g., IR_R, IR_A, IR_M, IR_W
- Backward travelling signals at each stage represent hazards

ECE232: Pipelining I 11

ECE232: Pipelining I 12

Adapted from Computer Organization and Design, Patterson&Hennessy, UCB, Kundu, UMass

Koren

MIPS Pipelined Datapath State registers between pipeline stages to **isolate** them ID:Dec IF:IFetch **EX:Execute** WB: **MemAccess** WriteBack Inst 4 Inst 3 Inst 2 Inst 5 Inst 1 left 2 Read Addr 1 Register Read Instruction **Data** Memory Memory Read Addr Data 1 File Write Addr Read Address Data Write Data Write Data Sign Extend **System Clock**

Adapted from Computer Organization and Design, Patterson&Hennessy, UCB, Kundu, UMass

Pipeline Hazards

Data hazards: an instruction uses the result of a previous instruction (RAW)

ADD R1, R2, R3 or SW R1, 4(R2) SUB R4, R1, R5 LW R3, 4(R2)

 Control hazards: the address of the next instruction to be executed depends on a previous instruction

> BEQ R1,R2,CONT SUB R6,R7,R8

...

CONT: ADD R3,R4,R5

- Structural hazards: two instructions need access to the same resource
 - e.g., single memory shared for instruction fetch and load/store

ECE232: Pipelining I 13

Adapted from Computer Organization and Design, Patterson&Hennessy, UCB, Kundu, UMass

Koren

Structural Hazard Time (clock cycles) Reading data from lw Д Rea memory n s Inst 1 Mem Inst 2 Mem Д Red Reg 0 d Inst 3 Reg Mem Mem Inst 4 **Reading instruction** from memory Fix with separate instruction and data memories (I\$ and D\$) ECE232: Pipelining I 14 Adapted from Computer Organization and Design, Patterson&Hennessy,UCB, Kundu,UMass

