The DLX Architecture

The DLX is a hypothetical General Purpose Register Machine with Load/Store Architecture

The DLX is a **R**educed **I**nstruction **S**et Computer:

- Its Architecture has been adapted to simple Instructions which, statistically, are mostly used in programs
- Complicated functions are simulated by several simple Instructions, i.e. by Software


The DLX considers measurements of these Instruction Sets:

- DEC VAX Architecture
- IBM /370 Architecture
- Intel 8086 Architecture

Characteristics of the DLX-Machine:

- Simple Load/Store Instruction Set
- General Purpose Register File
- Pipeline with High Efficiency
- Simple Decoding Scheme of the Instruction Set
- Compiler techniques with High Efficiency


acc. to D.A.Patterson, J.L. Hennessy: "Computer Architecture, a Quantitative Approach", Morgan Kaufmann Publ., Inc. (1996)




Stand: 8. Dezember 2002

The Load/Store Machine DLX


General Purpose Registers



Floating Point Registers




Main Memory




Special Registers (e.g. Status Information)

	U	 3
FP StR		
	l I	

Memory Address Register



DLX Data Formats





Data Formats are adjusted to the type boundary

• 8 bit Byte

• 32 bit Word

• 16 bit Halfword

• 64 bit Doubleword

The Main Memory is accessed by Load/Store Instructions

- between Memory and General Purpose Registers acc. to Byte, Halfword or Word
 - Main Memory is adjusted to Byte or Halfword boundary
 - Load into the low-order part of the Register, the high-order part is filled acc. to the sign bit or with zeroes

0	 7	8	 15	16	 23	24	 31	_
								Rx

• between Memory und Floating Point Registers with simple or double precision

()	 7	8	 15	16	 23	24	 31	
									F0
									F1
-3	32	 39	40	 47	48	 55	56	 63	

Instruction Format with three Operand Addresses

0 5 6 10 11.... 15 16 31

OPCode OP1 OP2 OP3 or Immediate Data

- all Instructions are 32 bit long, adjusted to a Word boundary within Main Memory, Increasing of the Program Counter $PC \leftarrow PC + 4$
- 6 bit primary Operation Code (OPCode) $\rightarrow 2^6 = 64$ different Instructions

Instruction Classes

- Load/Store Operations
- Arithmetic/Logic Operations (ALU)
- Branches (conditional)
- Jumps (unconditional)
- Floating Point Operations

Stand:
œ
Dezember
20
8
\approx

• Return to User Program

Immediate Instruction Format									
0 5 6 10 11 15 16 31									
OPCode	Rs1	Rd	S Imm	ediate Data/Offset	t				
• Load or Store of Register Contents									
• ALU-Open	rations wi	th Immed	iate Data						
• Branches (Branch on	•	ŕ	ot Zero						
 Jumps (unconditional): Jump Register, Jump and Link Register 									
Register-Re	egister In	struction	Format						
0 5	6 10	1115	1620	21 3	31				
OPCode	Rs1	Rs2	Rd	OPC Extension					
• ALU-Open	rations wi	th Registe	er Content	S					
• Transports	between	Special ar	nd Genera	l Purpose Registers					
Jump Instru	uction Fo	rmat							
0 5	6			3	31				
OPCode	OPCode S Offset added to PC + 4								
• Jumps (unconditional): Jump, Jump and Link									
• Call of the	Operatin	g System	ŗ	Гrap					

RFE

	l			_							
	ediate										24
	5					г т			onlo		31
UP	OPCode Rb Rd S Offset (Displacement)										
One Mode of Addressing:											
32 bi	t Base 1	Reg	ister (Rb)							
0		•	·	,	15	16		23	24		31
						<u> </u>					
+ 16	+ 16 bit Offset (Displacement) with Sign Bit Extension										
0		7	8		15	16		23	24		31
						į					
			<u>I</u>			<u> </u>					
= 32	bit Mei	•		,		•					
0		7	8		15	16		23	24		31
			<u>!</u>		22				!		
Byte-	-addres	sed	Memo	ory, 2 ³	$S^2 = i$	4 Gi	gaByte	Add	lress	Space	
0		7	8		15	16		23	24		31
	xx00		•	xx01			xx10			xx11	
Taad	an C4an		c Dat	. D:	~ 4 ~	(D.4)	`				
Load	or Sto	re oi	Data	a Kegi	ster	(Ka)				
• acc	to By	te, F	Halfw	ord or	Woı	rd					
Ο		7	8		15	16		23	24		31

Stand: 8. Dezember 2002

- All Instructions use the same Addressing Mode
- They are available for all Data Types
- Values in Main Memory must be "aligned" to Type Boundary

Instr.	Formats	Operations
LW	R1,30(R2)	R1 ← ₃₂ M[30+R2]
LW	R1,90(R0)	$R1 \leftarrow _{32} M[90+0]$
LB	R1,40(R3)	$R1 \leftarrow _{32} (M[40+R3]_0)^{24} # M[40+R3]$
LBU	R1,40(R3)	$R1 \leftarrow _{32} 0^{24} \# M[40+R3]$
LH	R1,40(R3)	R1 ← ₃₂
		$(M[40+R3]_0)^{16} ##M[40+R3]##M[41+R3]$
LHU	R1,40(R3)	$R1 \leftarrow _{32} 0^{16} \# M[40+R3] \# M[41+R3]$
LF	F0,50(R3)	$F0 \leftarrow _{32} M[50+R3]$
LD	F0,50(R2)	F0##F1 ← 64 M[50+R2]
SW	50(R4),R3	M[50+R4] ← 32 R3
SF	40(R3),F0	$M[40+R3] \leftarrow _{32} F0$
SD	40(R3),F0	$M[40+R3] \leftarrow _{32} F0;$
		$M[44+R3] \leftarrow _{32} F1$
SH	52(R2),R3	$M[52+R2] \leftarrow _{16} R3_{1631}$
SB	41(R3),R2	$M[41+R3] \leftarrow 8 R2_{2431}$

Stand:	
œ	
Stand: 8. Dezember 2002	
2002	

Register-Re	egister In	struction	Format							
0 5	•			21			31			
OPCode	Rs1	Rs2	Rd	OP	CE	xtensi	on			
ALU-Operation defined by OPCode and Extension field:										
• ADD, SU	В		• AND,	OR, 2	XOR					
• SLL, SR (shift left,			• Sxx (-		O	ŕ			
		Rd ← Rs1	ALU Rs2	2						
32 bit Source	e Register	: (Rs1)								
	7 8	, ,	16	. 23	24		31			
	·				-					
32 bit Source	e Register	(Rs2)								
0	7 8	15	16	. 23	24		31			
32 bit Destir	nation Reg	gister (Rd))							
0	7 8	, ,	16	. 23	24		31			

Stand:
œ
Dezember 2002

	ediate										
	5 Code		10 Rs1	11		16 S	lm	med	 liate	Data	31
	-Opera					<u> </u>					
• AD	DI, S	UB:	Γ		•	• AN	DI, (DRI	, X(ORI	
	LI, S ift left,				•		xI (co	•			•
			Rd	← Rs	s 1 A1	ւԾ Im	nmedia	te			
32 bi	t Sourc	e Re	egister	c (Rs1))						
0		7	8		15	16		23	24		31
16 bi	t Imme	diat	e Data	a with	Sig	n Bit	Extens	sion			
0		7	8		15	16		23	24		31
						İ					
32 hi	t Destir	natio	n Rec	rister l	(R 4)	1					
		ıuıı	ع ١٠٠٠	212101	$(11\mathbf{u})$,					

- with Immediate Data (Instruction bits 16..31) or
- only with Register Contents: RES, OP1, OP2 Addresses

Instructions	Instruct	tion Formats	Operations
Add	ADD	R1,R2,R3	R1 ← R2+R3
Add immediate	ADDI	R1,R2,#3	R1 ← R2+3
Load high immediate	LHI	R1,#42	R1 ← 42##0 ¹⁶
Shift left logical immediate	SLLI	R1,R2,#5	R1 ← R2<<5
Set less than	SLT	R1,R2,R3	if (R2 <r3) R1← 1 else R1← 0</r3)

Control Flow Instructions

The DLX Architecture contains

• two Branch Instructions (conditional): BEQZ, BNEZ

• Call of the Operating System: TRAP

• Return to User Program: RFE

• four Jump Instructions (unconditional):

Destination Ad-	not Link	Link
PC relative	J	JAL
Register Content	JR	JALR

<u>Link:</u> Save content of Program Counter (Return Address) into R31 before jumping to a Sub-Program (Procedure Call)

Instruc	tion Format	Operations
J	name	$PC \leftarrow name;$
		$(PC+4)-2^{25} \le name < (PC+4)+2^{25}$
JR	R3	PC ← R3
JAL	name	R31 \leftarrow PC+4; PC \leftarrow name;
		$(PC+4)-2^{25} \le name < (PC+4)+2^{25}$
JALR	R2	$R31 \leftarrow PC+4; PC \leftarrow R2$
BEQZ		if (R4==0) PC \leftarrow name;
R4, na	ame	$(PC+4)-2^{15} \le name < (PC+4)+2^{15}$
BNEZ		if $(R4!=0)$ PC \leftarrow name;
R4, na	ame	$(PC+4)-2^{15} \le name < (PC+4)+2^{15}$

J ump	Instruction	Format
--------------	-------------	---------------

0 5 6 31

OPCode S Offset added to PC + 4

- Jump Instructions (unconditional): Jump (J), Jump and Link (JAL)
- Jump is relative to the Program Counter (*PC relative*):

32 bit Program Counter

0	 7	8	 15 16	 23	24	 31


Increase the Program Counter Link (only for JAL):

$$PC \leftarrow PC + 4;$$

R31 $\leftarrow PC$

0	 7	8	 15	16	 23	24	 31

+ 26 bit Offset (Displacement) with Sign Bit Extension



= Destination Addr. in Program Counter $PC \leftarrow PC + Offset$ 0 7 8 15 16 23 24 31

Stand: 8. Dezember 2002

I mmediate	Instruction	Format
Inningulate	1113010000011	i Oilliat

0 5 6 10 11.... 15 16 31

OPCode Rs1 R0 X'0000'

- Jump Instructions (unconditional):
 Jump Register (JR), Jump and Link Register (JALR)
- Content of R0 = X'0000 0000'; Immediate = X'0000'
- The Destination Address is in the Source Register Rs1:

32 bit Program Counter (PC)

0	 7	8	 15 16	 23	24	 31

Increase the Program Counter Link (only for JALR):

$$PC \leftarrow PC + 4;$$

R31 $\leftarrow PC$

0	 7	8	 15	16	 23	24	 31

32 bit General Purpose Register (Rs1)

0	 7	8	 15	16	 23	24	 31

= Destination Addr. in Program Counter $PC \leftarrow Rs1$

U	 	8	 15 16	 23	24	 31

Branch Instructions

Immediate Instruction Format

0 5	6 10	1115	16		31
OPCode	Rs1	R0	Si	Offset (Displacem	nent)

- Branch Instructions (conditional):
 Branch on Zero (BEQZ); Branch on Not Zero (BNEZ)
- The Source Register (Rs1) is tested: at BEQZ, if equal to zero; at BNEZ, if not equal to zero
- successful condition: Destination Address *PC* relative; unsuccessful condition: continue with next Instruction

32 bit Program Counter (PC)

0	 7	8	 15	16	 23	24	 31

Increasing of the Program Counter

$$PC \leftarrow PC + 4$$

0.	/	8	15 16	23	24	31

+ 16 bit Offset (Displacement) with Sign Bit Extension

0	 7	8	15 1	6	 23	24	 31
				ļ			

