

12V

7V

5V

R1

P2_12V

P1_12V

D4

C1

C2

R2

P2_7V

P1_7V

C3

R3

P2_5V

P1_5V

P3_5V

U2

D8

D7

C14

C9

R7

R6

C11

C12

C10

C13

U1

D6

D5

C3

C4

R5

R4

C6

C7

C5

P1_test 5V

R8

P2_test 5V

R9


P3_test 5V

R10


P4_test 5V

R11


A



B




D




A

B



C

D

Title *				EMBL 
Size: A4	Project: <i>FPGA_Frontpanel_3_V1.PrjPcb</i>		Author: Christian Kieser	
Modified: 29.03.2021 Time: 15:45:32		Sheet* of *	Created: *	
File: Sheet1.SchDoc			Prj. #: *	
Revision: 2				

