Skip to content

Commit

Permalink
Add cast infer
Browse files Browse the repository at this point in the history
  • Loading branch information
jandecaluwe committed Sep 19, 2015
1 parent 68ac94c commit 381f6e3
Show file tree
Hide file tree
Showing 4 changed files with 4 additions and 0 deletions.
1 change: 1 addition & 0 deletions myhdl/conversion/_toVHDL.py
Original file line number Diff line number Diff line change
Expand Up @@ -982,6 +982,7 @@ def visit_Call(self, node):
node.args[0].s = ord(node.args[0].s)
elif f in integer_types:
opening, closing = '', ''
pre, suf = self.inferCast(node.vhd, node.vhdOri)
# convert number argument to integer
if isinstance(node.args[0], ast.Num):
node.args[0].n = int(node.args[0].n)
Expand Down
1 change: 1 addition & 0 deletions myhdl/test/bugs/test_issue_117.py
Original file line number Diff line number Diff line change
@@ -1,3 +1,4 @@
from __future__ import absolute_import
from myhdl import *
from myhdl.conversion import analyze

Expand Down
1 change: 1 addition & 0 deletions myhdl/test/bugs/test_issue_18.py
Original file line number Diff line number Diff line change
@@ -1,3 +1,4 @@
from __future__ import absolute_import
from myhdl import *
from myhdl.conversion import analyze

Expand Down
1 change: 1 addition & 0 deletions myhdl/test/bugs/test_issue_98.py
Original file line number Diff line number Diff line change
@@ -1,3 +1,4 @@
from __future__ import absolute_import
from myhdl import *
from myhdl.conversion import analyze

Expand Down

0 comments on commit 381f6e3

Please sign in to comment.