

FIRST EDITION 1.0001 IN-DEVELOPMENT-ALPHA

Copyright © 2025 Kevin Thomas

Forward

I remember when I started learning programming to which my first language was 6502 Assembler to allow me to program a Commodore 64 and right from the beginning of my journey, I learned the lowest level development possible.

Literally every piece of the Commodore 64 was understood as it was a simple machine. There was absolutely no abstraction layer of any kind.

We had an absolute mastery of everything however it was a very simple architecture.

Microcontrollers are small systems without an operating system and are also very simple in their design. They are literally everywhere from your toaster to your fridge to your TV and billions of other electronics that you never think about.

Most microcontrollers are developed in the C programming language which has its roots to the 1970's however dominates the landscape.

We will take our time and learn the basics of C utilizing a Pico 2 microcontroller.

Below are items you will need for this course.

Raspberry Pi Pico 2

https://www.amazon.com/Raspberry-Pre-Soldered-Cortex-M33-Microcontroller-Development/dp/B0DHN5D45D

Micro USB Data Cable

https://www.amazon.com/Amazon-Basics-Charging-Transfer-Gold-Plated/dp/B07QD4WVLN

Raspberry Pi Pico Debug Probe

 $\frac{\texttt{https://www.amazon.com/Debug-Probe-Raspberry-Microcontroller-}}{\texttt{XYGStudy/dp/B0CQJB5FC5}}$

Upgraded Electronics Fun Kit

https://www.amazon.com/ELEGOO-Electronics-Potentiometer-tie-Points-Breadboard/dp/B09YRJQRFF

Soldering Iron Kit

https://www.amazon.com/Liouhoum-Auto-Sleep-Adjustable-Temperature-Thermostatic/dp/B08PZBPXLZ

RYLR998 UART 915 MHz Lora Module w/ Antenna

 $\frac{\text{https://www.amazon.com/REYAX-RYLR998-Interface-Antenna-}}{\text{Transceiver/dp/B099RM1XMG}}$

NOTE: The item links may NOT be available, but the descriptions allow you to shop on any online or physical store of your choosing.

Let's begin...


Table Of Contents


Chapter 1: hello, world Chapter 2: Debugging hello, world Chapter 3: Hacking hello, world Chapter 4: Embedded System Analysis Chapter 5: Intro To Variables Chapter 6: Debugging Intro To Variables Chapter 7: Hacking Intro To Variables Chapter 8: Uninitialized Variables Chapter 9: Debugging Uninitialized Variables Chapter 10: Hacking Uninitialized Variables Chapter 11: Integer Data Type Chapter 12: Debugging Integer Data Type Chapter 13: Hacking Integer Data Type Chapter 14: Floating-Point Data Type Chapter 15: Debugging Floating-Point Data Type Chapter 16: Hacking Floating-Point Data Type Chapter 17: Double Floating-Point Data Type Chapter 18: Debugging Double Floating-Point Data Type Chapter 19: Hacking Double Floating-Point Data Type Chapter 20: Static Variables Chapter 21: Debugging Static Variables Chapter 22: Hacking Static Variables Chapter 23: Constants Chapter 24: Debugging Constants Chapter 25: Hacking Constants Chapter 26: Operators Chapter 27: Debugging Operators Chapter 28: Hacking Operators Chapter 29: Static Conditionals Chapter 30: Debugging Static Conditionals Chapter 31: Hacking Static Conditionals Chapter 32: Dynamic Conditionals Chapter 33: Debugging Dynamic Conditionals Chapter 34: Hacking Dynamic Conditionals Chapter 35: Functions, w/o Param, w/o Return Chapter 36: Debugging Functions, w/o Param, w/o Return Chapter 37: Hacking Functions, w/o Param, w/o Return

Chapter 1: hello, world

We begin our journey building the traditional hello, world example in Embedded C.

Below we see our diagrams for the Pico Debug Probe and our breadboard schematic which includes our Pico 2 microcontroller.





fritzing

To setup our development environment, we will download VS Code. https://code.visualstudio.com/download

Once VS Code is installed, we will install the Raspberry Pi Pico VS Code extension.

https://marketplace.visualstudio.com/items?itemName=raspberrypi.raspberry-pi-pico

We will setup the Raspberry Pi Pico Debug Probe as there are detailed instructions below as well to get started.

https://www.raspberrypi.com/documentation/microcontrollers/debugprobe.html

A pinout of the Pico 2 board is linked below as well. https://www.raspberrypi.com/documentation/microcontrollers/images/pico-2-r4-pinout.svg


If you do not have Git installed, here is a link to install git on Windows, MAC and Linux.

https://git-scm.com/book/en/v2/Getting-Started-Installing-Git

We need to clone our course repo to whatever folder you prefer. git clone https://github.com/mytechnotalent/Embedded-Hacking.git

Open VS Code and click **File** then **Open Folder** then click on the **Embedded-Hacking** folder and then select **0x0001 hello-world**.

This may pop up a screen asking to import the project. Once visible, click **Import**, otherwise just continue.



Now we are ready to compile and flash our code onto the Pico.

You can click on **Compile** and then **Run** in the bottom right-hand side of the VS Code editor assuming you have your Pico 2 plugged in.

Press and hold the push button we attached to the breadboard while pressing the white BOOSEL button on the Pico 2; then release the white BOOTSEL button on the Pico 2 and then release the push button we attached to the breadboard.


If the **Compile** and **Run** buttons within VS Code does not work, you can also open a file explorer window to copy our **0x0001_hello-world.uf2** firmware into the **RPI-RP2** drive.

We need to download a serial monitor to interact with our Pico. If you are on Windows download PuTTY as the link is below. https://www.putty.org

If you are on Windows, you can open the Device Manager and look for the COM port that will be used to connect PuTTY to. There are at minimum two ports one for the Pico 2 UART and the other for the Pico Debug Probe. Try both and one of them will be UART that we are looking for.



The next step is to run PuTTY.



You want to type in your COM port, in my case COM6, and click the *Open* button.

If you are on MAC or Linux, you can use the screen program.

```
ls /dev/tty.
screen /dev/tty.XXX 115200
```

Now let's review our 0×0001 _hello-world.c file as this is located within the main folder.

```
#include <stdio.h>
#include "pico/stdlib.h"

int main(void) {
    stdio_init_all();

    while (true)
        printf("hello, world\r\n");
}
```

Let's break down this code.

#include <stdio.h>

This line includes the stdio.h header file, which contains declarations for standard input and output functions.

#include "pico/stdlib.h"

This line includes the pico/stdlib.h header file, which contains declarations for various Raspberry Pi Pico standard library functions.

int main(void)

The above line declares the main function, which is the entry point for all C and Python programs.

stdio init all();

This line initializes the standard input and output system.

while (true)

This line starts a while loop that will run forever.

printf("hello, world\r\n");

This line prints the message, hello, world, to the console.

Open the terminal to see, hello, world, as expected being printed over and over again.

```
Putty
                                                                               X
hello, world
<mark>n</mark>ello, world
```

In our next lesson we will debug *hello*, *world* using Ghidra and the ARM embedded GDB with OpenOCD to which we will connect LIVE to our running Pico 2!

Chapter 2: Debugging hello, world

Today we debug!

There are two main types of reverse engineering: static and dynamic. Static reverse engineering involves examining the binary without executing it. Tools like Ghidra allow you to inspect raw assembly instructions, control flow, and code structure. Dynamic reverse engineering, on the other hand, involves running the binary and observing its behavior in real time. With tools like GDB, you can monitor memory changes, register values, and execution paths as the program runs.

We will download Ghidra, a free static disassembler from the NSA at the link below.

https://github.com/NationalSecurityAgency/ghidra/releases

If you are using Windows, we will move the Ghidra folder to the C:\ drive and make sure to update the path accordingly. If you are on MAC or Linux, move to the root of your drive as well and update version in path. C:\ghidra 11.4.2 PUBLIC

Please download and install the proper Java version based on your system. https://adoptium.net/temurin/releases

Once complete, a file called **ghidraRun** will be created. To launch Ghidra, execute this file. If you're on Windows, be sure to run the batch file version.


A window will appear where we will select File, New Project, Non-Shared Project, Next, and create a Project Name. Here we will call it 0x0001 hello-world and press Finish.


Open the file explorer and navigate to the Embedded-Hacking folder and drag-and-drop the $0x0001_hello-world.elf$ file into the folder within the Ghidra application panel.


In the small window that appears, you will see the file identified as an ELF, which stands for Executable and Linkable Format. This format includes symbols that make reverse engineering easier. In future chapters, we will work with stripped binaries that do not contain these symbols.


At this point, click \mathbf{Ok} and then double-click on the file within the window.


Finally click the auto-analyze and let's begin reviewing the binary.











```
1
2 /* WARNING: Unknown calling convention */
3
4 int main(void)
5
6 {
7   stdio_init_all();
8   do {
9     __wrap_puts("hello, world\r");
10   } while( true );
11 }
12
```

I have held off on exploring the deeper meaning behind all of this because our first goal is to establish a solid static reverse engineering workflow.

Now we can see our main function displayed in raw assembly, a decompiled view, and a pseudo source code window.

One of the first differences we notice is that our original source used a while true loop, but the decompiled output shows a do while loop. This is not a major issue, as the logic is still clear and we can see the code echoing hello, world to the terminal.

In our original source, we used the printf function. After compilation, the compiler optimized this and replaced it with the puts function, which is a common substitution for simple output.

At this point, I am going to pause on reviewing the assembly and shift focus to setting up GDB. This will allow us to begin dynamic reverse engineering, along with a basic introduction to the ARM architecture we are working with.

To enable dynamic reverse engineering capabilities, we will download the GNU ARM toolchain tailored to our embedded architecture. Be sure to select the version appropriate for your system. https://developer.arm.com/downloads/-/arm-gnu-toolchain-downloads

The next step is to download OpenOCD. If you are on Windows, there are pre-build binaries at the location below. https://gnutoolchains.com/arm-eabi/openocd

If you are on Windows, the next step is to extract the folder to your C:\
drive and update your path to include the following directories and keep
in mind the version you downloaded as you may need to adjust the path.

C:\OpenOCD-20250710-0.12.0\bin

 $\label{local_condition} {\tt C:\OpenOCD-20250710-0.12.0\share\openocd\scripts\interface} \\$

C:\OpenOCD-20250710-0.12.0\share\openocd\scripts\target

For MAC, we first install Homebrew and the various dependencies and OpenOCD.

/bin/bash -c "\$(curl -fsSL
https://raw.githubusercontent.com/Homebrew/install/HEAD/install.sh)"
brew install git libtool automake pkg-config libusb
brew install openocd

For Linux, we install the various dependencies and OpenOCD. sudo apt update sudo apt install git build-essential libtool autoconf pkg-config libusb-1.0-0-dev libftdi1-dev sudo apt install openocd

Run OpenOCD with the below config. openocd -f interface/cmsis-dap.cfg -f target/rp2350.cfg -c "adapter speed 5000"

Open a new terminal and then run the following to launch our dynamic debugger called GDB.

arm-none-eabi-gdb build/0x0001 hello-world.elf

once it loads, we need to target our remote server. target remote :3333

We need to halt the currently running binary. monitor reset halt

```
C:\Users\assem.KEVINTHOMAS\Documents\Embedded-Hacking\0x0001_hello-world>arm-none-eabi-gdb build\0x0001_hello-world.elf
GNU gdb (Arm GNU Toolchain 14.3.Rel1 (Build arm-14.174)) 15.2.90.20241229-git Copyright (C) 2024 Free Software Foundation, Inc. License GPLv3+: GNU GPL version 3 or later <a href="http://gnu.org/licenses/gpl.html">http://gnu.org/licenses/gpl.html</a>>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.

Type "show copying" and "show warranty" for details.

This GDB was configured as "--host=x86_64-w64-mingw32 --target=arm-none-eabi".
Type "show configuration" for configuration details.
For bug reporting instructions, please see:
Find the GDB manual and other documentation resources online at:
     <http://www.gnu.org/software/gdb/documentation/>.
For help, type "help".
Type "apropos word" to search for commands related to "word"...
Reading symbols from build\0x0001_hello-world.elf...
(gdb) target remote :3333
Remote debugging using :3333
     t_tx_wait_blocking (uart=warning: could not convert 'uart_inst' from the host encoding (CP1252) to UTF-32.
This normally should not happen, please file a bug report.
    at C:/Users/assem.KEVINTHOMAS/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_uart/include/hardware/uart.h:432 while (uart_get_hw(uart)->fr & UART_UARTFR_BUSY_BITS) tight_loop_contents();
432
(gdb) monitor reset halt
[rp2350.cm0] halted due to debug-request, current mode: Thread
xPSR: 0xf9000000 pc: 0x00000088 msp: 0xf0000000
[rp2350.cm1] halted due to debug-request, current mode: Thread xPSR: 0xf9000000 pc: 0x000000088 msp: 0xf0000000
(dbp)
```

Before we go any further, we need to turn to the RP2350 datasheet.

https://datasheets.raspberrypi.com/rp2350/rp2350-datasheet.pdf

2.2. Address map

The address map for the device is split into sections as shown in Table 8. Details are shown in the following sections. Unmapped address ranges raise a bus error when accessed.

Each link in the left-hand column of Table 8 goes to a detailed address map for that address range. The detailed address maps have a link for each address to the relevant documentation for that address.

Rough address decode is first performed on bits 31:28 of the address:

Table 8. Address Map Summary

Bus Segment	Base Address
ROM	0×00000000
XIP	0x10000000
SRAM	0x20000000
APB Peripherals	0x40000000
AHB Peripherals	0x50000000
Core-local Peripherals (SIO)	0xd0000000
Cortex-M33 private registers	0xe0000000

Above is page 30 where we see our address map.

XIP, a technique where firmware instructions are executed directly from non-volatile memory rather than being copied into RAM.

Table 10. Address map for XIP bus segment

Bus Endpoint	Base Address
XIP_BASE	0x10000000
XIP_NOCACHE_NOALLOC_BASE	0x14000000
XIP_MAINTENANCE_BASE	0x18000000
XIP_NOCACHE_NOALLOC_NOTRANSLATE_BASE	0x1c000000

At address 0x10000000, is where we will focus within GDB.

Before we dive into the assembler, we need to understand we are working with an RP2350 microcontroller that has a dual-core architecture.

This course will not focus on the RISC-V core however will focus on the ARM Cortex-M33 core as this is more prevalent in the industry today however a future course may cover the RISC-V core.

The ARM Cortex-M33 core is part of what we refer to as the Armv8-M Mainline family.

We will review the Arm Cortex-M33 Processor Technical Reference Manual that is included in the course Github repo.

Name	Description
R0-R12	R0-R12 are general-purpose registers for data operations.
MSP (R13)	The Stack Pointer (SP) is register R13. In Thread mode, the CONTROL register indicates the stack pointer to use,
PSP (R13)	Main Stack Pointer (MSP) or Process Stack Pointer (PSP).
	When the Armv8-M Security Extension is included, there are two MSP registers in the Cortex-M33 processor:
	 MSP_NS for the Non-secure state. MSP_S for the Secure state.
	When the Armv8-M Security Extension is included, there are two PSP registers in the Cortex-M33 processor:
	PSP_NS for the Non-secure state.
	PSP_S for the Secure state.
MSPLIM	The stack limit registers limit the extent to which the MSP and PSP registers can descend respectively.
PSPLIM	When the Armv8-M Security Extension is included, there are two MSPLIM registers in the Cortex-M33 processor:
	MSPLIM_NS for the Non-secure state.
	MSPLIM_S for the Secure state.
	When the Armv8-M Security Extension is included, there are two PSPLIM registers in the Cortex-M33 processor:
	PSPLIM_NS for the Non-secure state.
	PSPLIM_S for the Secure state.
LR (R14)	The Link Register (LR) is register R14. It stores the return information for subroutines, function calls, and exceptions.
PC (R15)	The Program Counter (PC) is register R15. It contains the current program address.
PSR	The Program Status Register (PSR) combines:
	Application Program Status Register (APSR).
	Interrupt Program Status Register (IPSR).
	Execution Program Status Register (EPSR).
	These registers provide different views of the PSR.

On page B1-40, we see the above processor core register summary.

Our microcontroller has 13 general-purpose 32-bit wide registers called r0-r12. These registers will be used for storing intermediate values, passing function arguments, and performing arithmetic or logical operations during program execution. They form the core working set for most instructions and are essential for efficient data manipulation and control flow within the processor.

The r13 register is called the stack pointer. The stack pointer holds the address of the top of the stack—a region of memory used for temporary storage during function calls. When a function is called, local variables, return addresses, and saved register states are pushed onto the stack. As the function exits, these values are popped off. The stack grows downward in memory on ARM Cortex—M systems, and the sp ensures that data is stored and retrieved in the correct order. It's critical for managing nested function calls and interrupt handling.

The r14 register is called the link register. The link register stores the return address when a function or subroutine is called. In ARM assembly, instructions like b1 (Branch with Link) automatically place the address of the next instruction into 1r so the processor knows where to return after the function finishes. If 1r is overwritten or mishandled, the program may jump to an unintended location, leading to crashes or undefined behavior. In exception handling, 1r also plays a role in determining the return path after servicing an interrupt.

The r15 register is called the program counter. The program counter holds the address of the next instruction to be executed. It's automatically updated as the processor steps through instructions, and can be manually modified during jumps, branches, or exceptions. The pc is central to control flow—whether you're executing sequential code, branching conditionally, or handling interrupts. In debugging or reverse engineering, tracking the pc helps you understand exactly where the processor is in its execution lifecycle.

We need to touch base on what XIP is within the RP2350 MCU microcontroller. This is the actual chip that powers the Pico 2.

As mentioned earlier, XIP is called, execute in place, and is capable of directly executing code from non-volatile storage (such as flash memory) without the need to copy the code to random-access memory (RAM) first. Instead of loading the entire program into RAM, XIP systems fetch instructions directly from their storage location and execute them on the fly.

Our goal is to find the main function within our binary to reverse engineer it. Before our main function there will be a large amount of setup code to include the vector table which will handle hardware interrupts and exceptions within our firmware which will be at the address close to the beginning of 0x10000000.

Our XIP address starts at 0x10000000 so let's examine 1000 instructions and look for a push {r3, lr} followed by a call to stdio_init_all which would indicate our main stack frame being called.

```
(gdb) x/1000i 0x10000000
...
0x10000234 <main>: push {r3, lr}
```

This is our main program. If you are new to assembler, do not be discouraged as we will take this step-by-step!

To begin working effectively with the RP2350, it is important to understand how memory is organized within the microcontroller. The RP2350 features a dual-core ARM Cortex-M33 processor, which introduces more advanced memory management capabilities compared to earlier architectures. We start by examining the stack and heap, as these are essential concepts in embedded systems.

The stack is a region of memory used to manage function calls and local variables. It automatically grows and shrinks as functions are called and return. Each time a function is invoked, a stack frame is created to store its local variables and the return address. The stack pointer register keeps track of the current position in the stack and is updated automatically during function calls and returns.

Because the RP2350 has two cores, each core maintains its own dedicated stack. The size of each stack is typically defined in the linker script or project configuration and is constrained by the available RAM. When data is added to the stack, such as function parameters, it is referred to as a push operation. When data is removed, such as return values or saved registers, it is called a pop operation.

If the stack grows beyond its allocated space, it can result in a stack overflow. This may cause unpredictable behavior or system crashes. In contrast, the heap is a region of memory used for dynamic allocation. It is managed manually by the programmer, who must explicitly allocate and free memory as needed.

Dynamic memory allocation is performed using functions such as malloc in C or new in C++. This approach is useful for handling data structures whose size may vary during runtime. The heap in the RP2350 is typically located in the RAM region. Its size is flexible and can be adjusted based on the needs of the application.

Memory on the heap can be allocated to obtain a block of space and deallocated to return it for reuse. Over time, repeated allocation and deallocation can lead to fragmentation, which makes it harder to find large contiguous blocks of memory. The RP2350 uses standard C library functions such as malloc and free to manage heap memory. The size and location of the heap are usually defined in the linker script or project settings.

In this course, we will not necessarily focus on dynamic memory allocation. Instead, we will use safer and more predictable strategies for managing memory. The RP2350 has a limited amount of RAM, so careful planning is essential. Code is stored in Flash memory and is executed directly from that location. Understanding this memory layout is key to building reliable and efficient embedded applications.

Now let's examine our main function.

Let's set a breakpoint to our main function and continue.

```
(gdb) b *0x10000234
Breakpoint 1 at 0x10000234: file C:/Users/assem.KEVINTHOMAS/Documents/Embedded-Hacking/0x0001_hello-world/0x0001_hello-world.c, line 5.
Note: automatically using hardware breakpoints for read-only addresses.
(gdb) c
Continuing.
Thread 1 "rp2350.cm0" hit Breakpoint 1, main ()
    at C:/Users/assem.KEVINTHOMAS/Documents/Embedded-Hacking/0x0001_hello-world/0x0001_hello-world.c:5
warning: Source file is more recent than executable.
5 stdio init all();
```

Let's re-examine our main function and we will see an arrow pointing to the instruction we are about to execute. Keep in mind, we have NOT executed it yet.

We push the r3 register and the 1r register to the stack.

Keep in mind, the base pointer is not a register in the RP2350's ARM Cortex-M33 architecture. Unlike some other architectures such as x86, which use a dedicated base pointer for stack frame management, the Cortex-M33 relies on the stack pointer and the link register to handle function calls and returns.

In this architecture, the stack pointer, also known as sp or r13, points to the top of the stack and is automatically adjusted as functions are called and return. The link register, referred to as 1r or r14, holds the return address

when a function is invoked. These two registers work together to manage the stack and control program flow during subroutine execution.

The concept of a base pointer, as seen in x86/64 systems with the RBP register, is not part of the standard conventions used in the RP2350. Instead, stack frames are managed directly through sp and lr without a separate frame pointer.

It is important to note that in microcontroller environments like the RP2350, the main function typically runs in an infinite loop and does not return. As a result, the value stored in the link register after main begins execution is never used, but it remains part of the standard calling convention.

We have not executed our first main assembler function yet so let's first examine what our stack contains.

```
      (gdb) x/10x $sp

      0x20082000: 0x00000000 0x00000000 0x00000000
      0x00000000 0x00000000
      0x00000000 0x00000000

      0x20082010: 0x00000000 0x00000000
      0x00000000
      0x00000000
```

Now let's step-into which means take a single step in assembler.

Let's review our stack.

We can see that we have two new addresses that were pushed onto our stack.

To prove this, let's look at the values of r3 and 1r.

(gdb) x/x \$r3

0xe000ed08: Cannot access memory at address 0xe000ed08

(gdb) x/x \$lr

0x1000018f <platform entry+8>: 0x00478849

(gdb) x/x \$sp

0x20081ff8: 0xe000ed08

The stack pointer is currently at address 0x20081ff8, and the value at that location is 0xe000ed08, which matches the value in r3. This suggests that r3 was pushed onto the stack first.

(gdb) x/x \$sp+4

0x20081ffc: 0x1000018f

We find the value $0 \times 1000018 f$, which matches the value in the link register. This confirms that the link register was pushed onto the stack after r3.

Because the stack grows downward in memory, each push operation moves the stack pointer to a lower address. The original stack pointer was at 0x20082000, and after pushing two values, it moved down to 0x20081ff8.

This behavior aligns with ARM calling conventions. During a function prologue, registers such as 1r and any callee-saved registers are pushed onto the stack to preserve their values. The stack pointer is adjusted accordingly, and the return address stored in 1r ensures that control can return to the correct location once the function completes.

I hope this helps you understand how the stack works. We will continue to examine the stack throughout this course.

Let's step-over the next instruction as it is a call to our below C- SDK function which is not of interest to as it simply sets up the MCU peripherals to communicate.

Our next step is to step-over the call to standard IO initialize all.

```
(gdb) x/5i 0x10000234
  0x10000234 <main>: push
                      {r3, lr}
=> 0x10000236 < main + 2>: b1
                      0x1000156c <stdio init all>
  0x10000240 <main+12>:
                           0x1000023a <main+6>
                      b.n
(gdb) n
           printf("hello, world\r\n");
(gdb) x/5i 0x10000234
  0x10000234 <main>: push {r3, lr}
  => 0x1000023a <main+6>: ldr
                      r0, [pc, #8] @ (0x10000244 <main+16>)
  0x1000023c <main+8>: bl
                      0x100015fc < wrap puts>
                      b.n 0x1000023a <main+6>
  0x10000240 <main+12>:
```

Now we are about to load the value INSIDE of a memory address at 0×10000244 into r0. The r0, [pc, #8] means take the value at the current program counter and add 8 to it and take that address's value and store it into r0. This is a pointer which means we are pointing to the value inside that address.

Let's si one step and examine what is inside r0 at this point.

Hmm... This does not look like an address however it does look like ascii chars to me. Let's look at an ascii table.

https://www.asciitable.com

We see 0x6c is 1 and we see it again so another 1 and 0x65 is e and 0x68 is h.

This is our *hello*, *world* string however it is backward! The reason is memory is stored in reverse byte order or little-endian order from memory to registers within the MCU.

We can see the full pointer to this char array or string by doing the below.

(gdb) x/s \$r0 0x100019cc: "hello, world\r"

In this chapter, we established a foundational reverse engineering workflow using both static and dynamic techniques. Through Ghidra, we examined the binary statically, observing the raw assembly and decompiled views to understand control flow and compiler optimizations. We noted subtle differences between our original source code and the decompiled output, such as the transformation of a while (true) loop into a do-while construct and the substitution of printf with puts for efficiency.

Using GDB, we transitioned into dynamic analysis, inspecting live register values and stack behavior during execution. We confirmed how the stack grows downward, how the link register is pushed to preserve return addresses, and how memory inspection reveals the inner workings of function calls. These observations aligned with ARM Cortex-M33 calling conventions and gave us a practical view of how the RP2350 handles execution at the instruction level.

Although the example was simple, it demonstrated the power of combining static and dynamic reverse engineering to gain insight into compiled binaries. With this workflow in place, we are now prepared to tackle more complex binaries, explore deeper architectural features of the RP2350, and refine our debugging strategies for embedded development.

In our next chapter we will hack this simple binary.

Chapter 3: Hacking hello, world

Today we hack!

Let's run OpenOCD to get our remote debug server going.

Let's run our serial monitor and observe *hello*, *world* in the infinite loop.

```
COM6 - PuTTY
                                                                           X
hello, world
```

Run OpenOCD with the below config.

openocd -f interface/cmsis-dap.cfg -f target/rp2350.cfg -c "adapter speed 5000"

Open a new terminal and then run the following to launch our dynamic debugger called GDB.

arm-none-eabi-gdb build/0x0001 hello-world.elf

once it loads, we need to target our remote server. target remote :3333

We need to halt the currently running binary. monitor reset halt

We notice our *hello*, *world* within the serial monitor is halted as expected.

Let's re-examine main.

The first thing we need to do to hack our system LIVE is to set a breakpoint to the address right before the call to puts and then continue.

```
(gdb) b *0x1000023c
Breakpoint 1 at 0x1000023c: file C:/Users/assem.KEVINTHOMAS/Documents/Embedded-
Hacking/0x0001 hello-world/0x0001 hello-world.c, line 8.
Note: automatically using hardware breakpoints for read-only addresses.
(qdb) c
Continuing.
Thread 1 "rp2350.cm0" hit Breakpoint 1, 0x1000023c in main ()
   at C:/Users/assem.KEVINTHOMAS/Documents/Embedded-Hacking/0x0001 hello-world/0x0001 hello-
world.c:8
warning: Source file is more recent than executable.
               printf("hello, world\r\n");
(gdb) disas
Dump of assembler code for function main:
   0x10000234 <+0>: push {r3, lr}
   0x10000236 <+2>:
                      bl
                              0x1000156c <stdio init all>
  0x1000023a <+6>:
                      ldr
                             r0, [pc, #8] @ (0x10000244 <main+16>)
                              0x100015fc < wrap puts>
=> 0x1000023c <+8>:
                     bl
   0x10000240 <+12>: b.n
                              0x1000023a <main+6>
   0x10000242 <+14>: nop
  0x10000244 < +16>: adds r4, r1, r7
  0x10000246 <+18>:
                     asrs r0, r0, #32
End of assembler dump.
(gdb)
```

The next thing we need to do is hijack the value of *hello*, *world* which is pointed to in r0 and create our own data and fill it with a hacked malicious string.

```
(gdb) x/s $r0

0x100019cc: "hello, world\r"

(gdb) set $r0 = "hacky, world\r"

evaluation of this expression requires the program to have a function "malloc".
```

```
(gdb) x/s $r0
0x100019cc: "hello, world\r"
```

Oh no it did not work! Now what!

GDB interprets "hacky, world\r" as a string literal, and it tries to evaluate it as a pointer to a valid memory address where that string resides. But GDB itself does not allocate memory for that string unless the program being debugged has already loaded it somewhere, typically via the C runtime or a statically defined string in the binary.

The error isn't because GDB is trying to call malloc. It's because GDB is trying to resolve the string literal to a memory address, and it fails because that string doesn't exist in the program's memory space. If you're debugging a bare-metal binary or early startup code on the RP2350, there's no runtime environment to provide that string, and no global symbols or .data section initialized with it.

Therefore, we need to create our string in SRAM!

If we remember from the last chapter, the RP2350 datasheet states that the SRAM starts at 0×20000000 . With that we can create a new string in SRAM directly.

```
(gdb) set {char[14]} 0x20000000 = {'h','a','c','k','y',',',',','w','o','r','l','d','\r','\0'} (gdb) x/s 0x20000000 0x200000000 <ram_vector_table>: "hacky, world\r"
```

Now to need to hijack the address inside r0 and change it to our hacked address in SRAM and verify our hack.

```
(gdb) set $r0 = 0x20000000
(gdb) x/x $r0
0x20000000 <ram_vector_table>: 0x68
(gdb) x/s $r0
0x20000000 <ram vector table>: "hacky, world\r"
```

Now let's continue and execute our hack!

Let's verify our hack!

```
X
                                                                           hello, world
<mark>h</mark>acky, world
```

BOOM! We did it! We successfully hacked our LIVE binary! You can see hacky, world now being printed to our serial monitor!

"With great power comes great responsibility!"

Imagine we were in an enemy ICS industrial control facility, say a nuclear power enrichment facility, and we had to hack the value of one of their centrifuges.

After we hacked the centrifuges, we need to make sure the value that the engineers are seeing on their monitor shows normal.

THIS IS EXACTLY HOW WE WOULD DO THIS!

In our next lesson we will discuss Embedded System Analysis.

Chapter 4: Embedded System Analysis

We are working with a microcontroller so there is no operating system in use. This is what we refer to as bare-metal programming.

We must start with what happens when the RP2350 gets power.

The RP2350 has an on-chip bootloader (bootrom) that executes immediately when the chip gets power.

```
// ROOT ADDRESSES
#define BOOTROM MAGIC OFFSET 0x10
#define BOOTROM FUNC TABLE OFFSET 0x14
#if PICO RP2040
#define BOOTROM DATA TABLE OFFSET 0x16
#endif
#if PICO RP2040
#define BOOTROM_VTABLE_OFFSET
                                        0x00
#define BOOTROM TABLE LOOKUP OFFSET
                                        0x18
#else
#define BOOTROM WELL KNOWN PTR SIZE 2
#if defined(__riscv)
#define BOOTROM_ENTRY OFFSET
                                        0x7dfc
#define BOOTROM_TABLE_LOOKUP_ENTRY_OFFSET (BOOTROM_ENTRY_OFFSET -
BOOTROM WELL KNOWN PTR SIZE)
#define BOOTROM_TABLE_LOOKUP_OFFSET
                                        (BOOTROM_ENTRY_OFFSET -
BOOTROM WELL KNOWN PTR SIZE*2)
#else
#define BOOTROM_VTABLE_OFFSET 0x00
```

src/rp2 common/boot bootrom headers/include/boot/bootrom constants.h

The RP2350 bootrom is a mask ROM that contains the first-stage bootloader code. This bootrom provides various functions including flash initialization, boot path selection, and hardware setup.

```
static inline void rom_connect_internal_flash(void) {
   rom_connect_internal_flash_fn func = (rom_connect_internal_flash_fn)
rom_func_lookup_inline(ROM_FUNC_CONNECT_INTERNAL_FLASH);
   func();
}
```

src/rp2 common/pico bootrom/include/pico/bootrom.h

On RP2350, boot stage 2 is called as a regular function and must return normally, unlike RP2040, **boot2_generic_03h.S**. The second stage bootloaders are responsible for setting up external flash to enable XIP operation.

The default boot2_generic_03h implementation configures the QMI for basic serial flash operation.

```
// The QMI is automatically configured for 03h XIP straight out of reset,
// but this code can't assume it's still in that state. Set up memory
// window 0 for 03h serial reads.
// Setup timing parameters: short sequential-access cooldown, configured
// CLKDIV and RXDELAY, and no constraints on CS max assertion, CS min
// deassertion, or page boundary burst breaks.
#define INIT M0 TIMING (\
                           << QMI M0 TIMING COOLDOWN LSB |\
    PICO FLASH SPI RXDELAY << QMI MO TIMING RXDELAY LSB |\
    PICO_FLASH_SPI_CLKDIV << QMI_MO_TIMING_CLKDIV_LSB |\
0)
// Set command constants
#define INIT M0 RCMD (\
                         << QMI M0 RCMD PREFIX LSB |\
    CMD READ
0)
// Set read format to all-serial with a command prefix
#define INIT M0 RFMT (\
    QMI_MO_RFMT_PREFIX_WIDTH_VALUE_S << QMI_MO_RFMT_PREFIX_WIDTH_LSB |\
    QMI_M0_RFMT_ADDR_WIDTH_VALUE_S << QMI_M0_RFMT_ADDR_WIDTH_LSB |\
    QMI_MO_RFMT_SUFFIX_WIDTH_VALUE_S << QMI_MO_RFMT_SUFFIX_WIDTH_LSB |\
    QMI MO RFMT DUMMY WIDTH VALUE S << QMI MO RFMT DUMMY WIDTH LSB |\
    OMI MØ RFMT DATA WIDTH VALUE S << OMI MØ RFMT DATA WIDTH LSB \
    QMI_MO_RFMT_PREFIX_LEN_VALUE_8 << QMI_MO_RFMT_PREFIX_LEN_LSB |\
0)
```

src/rp2350/boot_stage2/boot2_generic_03h.S

The configuration sets up timing parameters with a short cooldown, configurable clock divider and RX delay, and configures the QMI for 03h serial read commands with all-serial format.

After QMI configuration, boot stage 2 performs a dummy transfer to initialize the flash device and then configures continuous read mode.

```
// Dummy transfer
mov r1, #XIP_NOCACHE_NOALLOC_BASE
ldrb r1, [r1]

// Set prefix length to 0, as flash no longer expects to see commands
bic r0, #QMI_M0_RFMT_PREFIX_LEN_BITS
str r0, [r3, #QMI_M0_RFMT_OFFSET]
```

src/rp2350/boot stage2/boot2 w25q080.S

The dummy transfer activates XIP mode, and the prefix length is set to 0 since the flash no longer expects command prefixes for subsequent reads.

Boot stage 2 returns control to the bootrom, which then jumps to the reset_vector as that value is the second entry in the vector table at 0x10000004 which in our case is 0x1000015d.

```
// Pull in standard exit routine
#include "boot2_helpers/exit_from_boot2.S"
```

We will focus on execute in place, or XIP, a technique where firmware instructions are executed directly from non-volatile memory rather than being copied into RAM. In the context of the RP2350, this typically means that code is mapped from external or internal Flash memory into the processor's address space, allowing instructions to be fetched and executed without relocation.

This approach conserves RAM and simplifies startup, since the processor can begin executing code immediately after reset. The Flash region is memory-mapped, so the CPU treats it as part of its normal instruction space. While XIP is efficient for read-only code execution, it's important to note that Flash access times are generally slower than RAM, and write operations require special handling.

Understanding XIP is essential for debugging and reverse engineering, as it affects how code is laid out, how breakpoints behave, and how memory regions are protected or cached. Let me know if you'd like to walk through the RP2350's memory map or trace instruction fetches from Flash during startup.

When we examine the first few values at 0×100000000 , we begin with the vector table.

The reset handler is at $0 \times 1000015 d$, so disassembling from there will show the actual startup logic.

On ARM Cortex-M chips, all code runs in Thumb mode, and the processor uses the least significant bit of an address to mark this: if bit 0 is set, it means "Thumb," if clear, it means "ARM." The actual instructions still live at even addresses, but debuggers and disassemblers handle this flag differently as GDB shows the address exactly as it appears in the vector table (with the Thumb bit set), while Ghidra strips that bit off and shows the true instruction address. So, both are correct, they're just presenting the same location in two slightly different ways.

Lets start from the reset handler and work our way to main.

```
At 0 \times 1000015d: mov.w r0, \#0 \times d00000000 - Load SIO base address. At 0 \times 10000161: ldr r0, [r0, \#0 \times 0] - Read the CPUID register. At 0 \times 10000163: cbz r0, LAB 1000016a - Branch if core 0 (r0 == 0).
```

At 0x10000164-0x10000168: If not core 0, send back to bootrom.

```
hold_non_core0_in_bootrom

crt0.S:456 (4)

10000164 4f f0 00 00 mov.w r0, #0x0

crt0.S:457 (2)

10000168 f2 e7 b __enter_vtable_in_r0
```

Data Copy Phase (0x1000016a-0x10000176)

- Copies initialized data from flash to RAM using the data_cpy_table.
- The loop at LAB 1000016c processes each entry in the copy table.

BSS Clear Phase (0x10000178-0x10000184)

- Zeros out the BSS section in RAM.
- The loop clears memory from 0x2000062c to 0x20000858.

```
LAB 10000178
                                                                XREF[1]:
10000178 15 49
                      ldr
                                 r1, [DAT_100001d0]
1000017a 16 4a
                      ldr
                                 r2, [DAT_100001d4]
                   crt0.S:496 (2)
1000017c 00 20
                                 r0,#0x0
                      movs
1000017e 00 e0
                   crt0.S:499 (2)
10000180 01 c1
                      stmia
                                r1!=>__TMC_END__, {r0}
                                                               XREF[1]:
10000182 91 42
                      cmp
                                 r1, r2
                   crt0.S:502 (2)
10000184 fc d1
```

Runtime Initialization (0x10000186-0x10000188)

- Calls runtime init.
- This sets up the C runtime environment.

Main Function Call (0x1000018a-0x1000018c)

• Finally calls main at 0x10000234.

But where does this all come from?

We setup VSCode with the Pico extension. In Windows you will see something like the following.

C:\Users\assem.KEVINTHOMAS\.pico-sdk\sdk\2.2.0\src\rp2_common\pico_crt0

There is a file called crt0.S to which this all begins!

Below is a snippet from the file.

```
.section .vectors, "ax"
.align 2
.global __vectors, __VECTOR_TABLE, __vectors_end
__VECTOR_TABLE:
__vectors:
.word __StackTop
.word __reset_handler
```

These entries correspond to 0x20082000 which is the stack pointer and 0x1000015d which is the reset handler.

The RP2350 vector table is a critical structure that defines how the microcontroller responds to exceptions and interrupts, but it's not the first thing the ARM Cortex-M33 core looks at when it powers up as the on-chip bootrom executes first, followed by boot stage 2 configuration of the flash interface, and only then does the bootrom read the vector table and jump to the application's reset handler.

The vector table lives at 0×100000000 in the RP2350's XIP Flash region with the stack pointer at offset 0×00 and the reset vector at offset 0×04 , but this location is determined by the application's linker script rather than being a fixed hardware requirement as the bootrom uses the Vector Table Offset Register (VTOR) to locate the table dynamically.

We will find the linker scripts specifically for our 2.2.0 sdk in a folder similar to this.

C:\Users\assem.KEVINTHOMAS\.pico-sdk\sdk\2.2.0\src\rp2 common\pico crt0\rp2350

There you will see memmap_default.ld which is the standard XIP configuration where code executes directly from Flash at 0x10000000.

In our linker script we see the following.

```
MEMORY
{
    INCLUDE "pico_flash_region.ld"
    RAM(rwx) : ORIGIN = 0x20000000, LENGTH = 512k
    SCRATCH_X(rwx) : ORIGIN = 0x20080000, LENGTH = 4k
    SCRATCH_Y(rwx) : ORIGIN = 0x20081000, LENGTH = 4k
}
```

Then as we look deeper, we see the following.

```
_StackTop = ORIGIN(SCRATCH_Y) + LENGTH(SCRATCH_Y);
```

We see above that the ORIGIN(SCRATCH_Y) is 0x20081000 and the length is 4k therefore we get the following which we can verify in GDB.

```
__StackTop = 0x20081000 + 0x1000 = 0x20082000

(gdb) x/x 0x10000000

0x100000000 < __vectors>: <math>0x20082000
```

This value is emitted into the vector table at address 0x10000000 via the crt0.S file.

```
.section .vectors, "ax"
.align 2
.global __vectors, __VECTOR_TABLE, __vectors_end
__VECTOR_TABLE:
__vectors:
.word __StackTop
.word __reset handler
```

The Cortex-M33 core loads this into the stack pointer register and places the stack at the top of the SCRATCH_Y region, which is a small, dedicated RAM block reserved for the core 0 stack.

At the end of the vector table, we see the following.

```
(gdb) x/36i 0x10000110
                                       r0, IPSR
   0x10000110 <isr usagefault>: mrs
   0x10000114 <isr usagefault+4>:
                                        subs
                                                 r0, #16
   0x10000116 <unhandled user irq num in r0>:
                                                 bkpt 0x0000
  0x1000011c <isr hardfault>: bkpt 0x0000
  0x1000011e <isr_svcall>: bkpt 0x0000
0x10000120 <isr pendsv>: bkpt 0x0000
  0x10000122 <isr_systick>: bkpt 0x0000
  0x10000124 < __default_isrs_end>:
0x10000128 < __default_isrs_end+4>: subs
                                                          @ <UNDEFINED> instruction: 0xebf27188
                                                r0, r4, r4
  0x1000012a <__default_isrs_end+6>: asrs r0, r0, #32
  0x1000012c < default isrs end+8>: subs r4, r1, r5
   0x1000012e < default isrs end+10>: asrs
                                                 r0, r0, #32
  0x10000130 < __default_isrs_end+12>: lsls
0x10000132 < __default_isrs_end+14>: asrs
0x10000134 < __default_isrs_end+16>: add
                                                 r0, r4, #6
                                                 r0, r0, #32
                                                 r3, pc, #576
                                                                 @ (adr r3, 0x10000378
<runtime init per core irq priorities+44>)
   0x10000136 < default isrs end+18>: b.n
                                                 0xfffff6e
   0x10000138 < binary info header end>:
                                                 udf #211
                                                                  @ 0xd3
   0x1000013a < binary info header end+2>:
                                                                  @ <UNDEFINED> instruction:
   0x1000013e < binary info header end+6>:
                                              asrs r1, r4, #32
```

```
0x10000140 < __binary_info_header_end+8>:
                                              lsls
                                                      r7, r7, #7
                                                      r0, r0
  0x10000142 < binary info header end+10>:
                                              movs
  0x10000144 < binary info header end+12>:
                                                      r0, r6, r6
                                              subs
  0x10000146 < binary info header end+14>:
                                                      r0, r0
                                              movs
  0x10000148 < __binary_info_header_end+16>:
                                              adds
                                                      r5, #121
                                                                      @ 0x79
  0x1000014a < __binary_info_header_end+18>:
                                              add
                                                      r3, sp, #72
                                                                      @ 0x48
  0x1000014c <_entry_point>: mov.w r0, #0
  0x10000150 <_enter_vtable_in r0>:
                                              r1, [pc, #120] @ (0x100001cc
                                      ldr
<data cpy table+44>)
  0x10000152 < enter vtable in r0+2>:
                                      str
                                              r0, [r1, #0]
  0x10000154 < enter vtable in r0+4>: ldmia
                                              r0!, {r1, r2}
  0x10000156 < enter vtable in r0+6>: msr
                                              MSP, r1
  0x1000015a <_enter_vtable_in_r0+10>: bx
                                              r2
  0x1000015c <_reset_handler>: mov.w r0, #3489660928 @ 0xd0000000
  0x10000160 < reset_handler+4>:
                                      ldr
                                              r0, [r0, #0]
  0x10000162 < reset handler+6>:
                                     cbz
                                              r0, 0x1000016a <hold non core0 in bootrom+6>
```

The first section is the isr usagefault to which we will do a little digging.

```
arm-none-eabi-nm -C build
\0x0001_hello-world.elf | findstr isr_usagefault 10000110 W isr usagefault
```

This means this is weakly defined as **crt0.S** has only the stub but the code we see below is elsewhere.

In crt0.S we see the following.

```
// Declare a weak symbol for each ISR.
// By default, they will fall through to the undefined IRQ handler below (breakpoint),
// but can be overridden by C functions with correct name.
.macro decl_isr_bkpt name
.weak \name
.type \name,%function
.thumb_func
\name:
    bkpt #0
endm
```

```
We can try searching with PowerShell.

PS C:\Users\assem.KEVINTHOMAS> Get-ChildItem -Recurse -Include *.S -Path
"C:\Users\assem.KEVINTHOMAS\.pico-sdk" | Select-String "mrs r0, IPSR"
```

Sadly, this returns no result. Let's look within our running GDB instance.

```
(gdb) list isr_usagefault
315    .global __unhandled_user_irq
316    .thumb_func
317    __unhandled_user_irq:
318    // if we include the implementation if there could be a valid IRQ hanler in the vtable that uses it
```

```
#if !(PICO_NO_RAM_VECTOR_TABLE && PICO_MINIMAL_STORED_VECTOR_TABLE)
#if !(PICO_NO_RAM_VECTOR_TABLE && PICO_MINIMAL_STORED_VECTOR_TABLE && PICO_MINIMAL_STORED_VECTOR_TABLE && PICO_MINIMAL_STORED_VECTOR_TABL
```

Now when we look in crt0.S, we can see the following.

```
// All unhandled USER IRQs fall through to here.
// Additionally, if the Armv9-M MemManage/BusFault/UsageFault/SecureFault/DebugMonitor
exceptions
// are enabled, but the handlers are not defined, then unhandled_user_irq_num_in_r0 will
// also be reached, but with a negative exception number (e.g. MemManage == -12)
.global __unhandled_user_irq
.thumb_func
__unhandled_user_irq:
// if we include the implementation if there could be a valid IRQ hanler in the vtable
that uses it
#if !(PICO_NO_RAM_VECTOR_TABLE && PICO_MINIMAL_STORED_VECTOR_TABLE)
    mrs r0, ipsr
    subs r0, #16
#endif
```

Let's now examine the next few lines of GDB.

```
(gdb) x/36i 0x10000110
..
0x10000116 <unhandled_user_irq_num_in_r0>: bkpt 0x0000
0x10000118 <isr_invalid>: bkpt 0x0000
0x1000011a <isr_nmi>: bkpt 0x0000
0x1000011c <isr_hardfault>: bkpt 0x0000
0x1000011e <isr_svcall>: bkpt 0x0000
0x10000120 <isr_pendsv>: bkpt 0x0000
0x10000122 <isr_systick>: bkpt 0x0000
```

We can see in crt0.S, directly below our other code, we see the following.

```
.global unhandled_user_irq_num_in_r0
unhandled user irq num in r0:
#endif
    // note the next instruction is a breakpoint too, however we have a 2 byte alignment
hole
    // and it is preferrable to have distinct labels, to inform the user what has happened
in the debugger.
    bkpt #0
decl_isr_bkpt isr_invalid
#if !PICO_MINIMAL_STORED_VECTOR_TABLE
// these are separated out into individual BKPT instructions with label for clarity
decl_isr_bkpt isr_nmi
decl_isr_bkpt isr_hardfault
decl isr bkpt isr svcall
decl isr bkpt isr pendsv
decl isr bkpt isr systick
#endif
```

Let's continue our analysis with the next few lines.

```
(gdb) x/36i 0x10000110
  0x10000124 < default isrs end>:
                                                        @ <UNDEFINED> instruction: 0xebf27188
  0x10000128 < default isrs end+4>: subs
                                                r0, r4, r4
  0x1000012a < __default_isrs_end+6>: asrs
0x1000012c < __default_isrs_end+8>: subs
                                                r0, r0, #32
                                                r4, r1, r5
  0x1000012e < default isrs end+10>: asrs
                                                r0, r0, #32
  0x10000130 < default isrs end+12>: lsls
                                                r0, r4, #6
  0x10000132 < default isrs end+14>: asrs
                                                r0, r0, #32
  0x10000134 < default isrs end+16>: add
                                                r3, pc, #576
                                                               @ (adr r3, 0x10000378
<runtime init per core irq priorities+44>)
  0x10000136 < default isrs end+18>: b.n
                                               0xfffff6e
```

In our crt0.S, we see only the following.

```
.global __default_isrs_end
__default_isrs_end:
```

Where does this actual code come from?

It's not code it is a binary-info header emitted by the startup assembly, sitting immediately after the default ISR marker.

```
In PowerShell, let's do the following.
```

```
arm-none-eabi-objdump -d --source build\0x0001 hello-world.elf |
 Select-String '^\s*1000012[4-9]|^\s*1000013[\overline{0}-6]' -Context 1,2 |
 ForEach-Object { $ .Context.PreContext + $ .Line + $ .Context.PostContext } |
 ForEach-Object { $_.Trim() } |
 Where-Object { $ -ne "" } |
 Select-Object -Unique
10000124 <__default_isrs_end>:
                             .word 0x7188ebf2
10000124: 7188ebf2
10000128:
              10001b20
                             .word 0x10001b20
1000012c:
             10001b4c
                             .word 0x10001b4c
10000130:
             100001a0
                             .word 0x100001a0
                             .word 0xe71aa390
10000134:
             e71aa390
10000138 < binary info header end>:
 Address Value
                        Field / Symbol
                                                            Description
                                            A fixed identifier marking
                                            the start of the
0x10000124 0x7188EBF2 Magic signature
                                            binary-info header. Used
                                            by tools/boot
                                            ROM to recognize this structure.
                                            Address of the first entry
                                            in the .binary info
0x10000128 0x10001B20 Binary info start pointer
                                            section. In this build,
                                            that's bi ptr84.
                                            Address just past the last .binary info
0x1000012C 0x10001B4C Binary info end pointer
                                            Here it's start + 0x2C
                                            bytes.
                                            Address of data cpy table,
                                            used by the reset handler
0x10000130 0x100001A0 Data copy table pointer
                                            to copy initialised .data
                                            from flash to RAM.
                                            A fixed value defined in
                                            the SDK's startup
0x10000134 0xE71AA390 Reserved / trailer
                                            assembly; may serve as a checksum, version
                   constant
                                            marker,
                                            or reserved field.
                                            Symbol marking the end
0x10000138 (label)
                   binary info header end
                                            of the binary-info header block.
PS C:\Users\assem.KEVINTHOMAS\Documents\Embedded-Hacking\0x0001 hello-world> arm-none-eabi-
objdump -s -j .text build\0x0001 hello-world.elf | Select-String "10000120" -Context 0,6
10000120 00be00be f2eb8871 201b0010 4c1b0010 .....q ...L...
10000140 ff010000 b01b0000 793512ab 4ff00000 ......y5..o...
10000150 1e490860 06c881f3 08881047 4ff05040 .I.`......GO.P@
10000160 006810b1 4ff00000 f2e70da4 0ecc0029 .h..o.....)
10000180 01c19142 fcd11449 88471449 88471449 ...B...I.G.I.G.I
```

Let's continue with our GDB analysis.

```
(gdb) x/36i 0x10000110
  0x10000138 < binary info header end>:
                                               udf
                                                       #211
                                                               @ 0xd3
  0x1000013a < binary info header end+2>:
                                                               @ <UNDEFINED> instruction:
0xffff0142
  0x1000013e <__binary_info_header_end+6>:
                                                       r1, r4, #32
                                               asrs
  0x10000140 < __binary_info header end+8>:
                                                      r7, r7, #7
                                               lsls
  0x10000142 < __binary_info_header_end+10>:
                                               movs
                                                      r0, r0
  0x10000144 < binary info header end+12>:
                                                      r0, r6, r6
                                               subs
  0x10000146 < binary info header end+14>:
                                                      r0, r0
                                               movs
  0x10000148 < binary info header end+16>:
                                                      r5, #121
                                                                     @ 0x79
                                              adds
  0x1000014a < binary info header end+18>:
                                                      r3, sp, #72
                                                                      @ 0x48
                                               add
```

In crt0.S we see the following.

```
.section .binary_info_header, "a"

// Header must be in first 256 bytes of main image (i.e. excluding flash boot2).

// For flash builds we put it immediately after vector table; for NO_FLASH the

// vectors are at a +0x100 offset because the bootrom enters RAM images directly

// at their lowest address, so we put the header in the VTOR alignment hole.

#if !PICO_NO_BINARY_INFO
binary_info_header:
.word BINARY_INFO_MARKER_START
.word __binary_info_start
.word __binary_info_end
.word data_cpy_table // we may need to decode pointers that are in RAM at runtime.
.word BINARY_INFO_MARKER_END

#endif

#include "embedded_start_block.inc.S"
```

Let's dig in and see what we can find.

```
arm-none-eabi-objdump -d --source build\0x0001 hello-world.elf |
  Select-String \^ \ 1000013[8-9]|\^ \ 1000014[\overline{0}-9a-f]' -Context 1,2 |
 ForEach-Object { $ .Context.PreContext + $ .Line + $ .Context.PostContext } |
 ForEach-Object { $_.Trim() } |
 Where-Object { $ -ne "" } |
  Select-Object -Unique
10000138 <__binary_info_header_end>:
10000138:
                             .word 0xffffded3
             ffffded3
1000013c:
              10210142
                              .word 0x10210142
10000140:
              000001ff
                              .word 0x000001ff
10000144:
              00001bb0
                              .word 0x00001bb0
10000148:
              ab123579
                               .word 0xab123579
```

PS C:\Users\assem.KEVINTHOMAS\Documents\Embedded-Hacking\0x0001_hello-world> arm-none-eabi-objdump -s --start-address=0x10000138 --stop-address=0x1000014c build\0x0001 hello-world.elf

build\0x0001 hello-world.elf: file format elf32-littlearm

Contents of section .text:

10000138 d3deffff 42012110 ff010000 b01b0000B.!.....

10000148 793512ab y5..

PS C:\Users\assem.KEVINTHOMAS\Documents\Embedded-Hacking\0x0001_hello-world> # Dump all symbols and grep for our addresses

PS C:\Users\assem.KEVINTHOMAS\Documents\Embedded-Hacking\0x0001_hello-world> arm-none-eabi-nm --numeric-sort build\0x0001 hello-world.elf |

>> Select-String "10000138|1000013c|10000140|10000144|10000148"

10000138 T __binary_info_header_end

10000138 t embedded block

Raw words and interpretations.

0x10000138: 0xFFFFDED3

• Marker start: Picobin block start marker (BlockMarkerStart).

0x1000013C: 0x10212142

• Four item-header bytes: This is not a pointer; it's the first item header packed into 4 bytes (1B head/type + 1B size + 2B typedata). In default RP2350 builds this is the IMAGE_TYPE item emitted by embedded_start_block.inc.s3.

0x10000140: 0x000001FF

• Next item header bytes or size field: Another 4 bytes belonging to the item sequence (depends on which items are compiled in; see decode steps below). For minimum metadata images, you'll see the LAST item header here1.

0x10000144: 0x00001BB0

- Link to next block (relative bytes) or continuation of item data: Picobin blocks store a 32-bit link
- "offset to next block from this header." If END_BLOCK is enabled in your build, this will be a positive offset to the end block; otherwise, it is 0 to loop to self2.

0x10000148: 0xAB123579

• Marker end: Picobin block end marker (BlockMarkerEnd).

```
As we continue our analysis.

(gdb) x/36i 0x10000110
...
0x1000014c <_entry_point>: mov.w r0, #0
...
```

In crt0.S we see the following.

```
#if !PICO CRT0 NO RESET SECTION
.section .reset, "ax"
// On flash builds, the vector table comes first in the image (conventional).
// On NO_FLASH builds, the reset handler section comes first, as the entry
// point is at offset 0 (fixed due to bootrom), and VTOR is highly-aligned.
// Image is entered in various ways:
//
// - NO_FLASH builds are entered from beginning by UF2 bootloader
// - Flash builds vector through the table into _reset_handler from boot2
// - Either type can be entered via _entry_point by the debugger, and flash builds
// must then be sent back round the boot sequence to properly initialise flash
// ELF entry point:
.type _entry_point,%function
.thumb_func
.global _entry_point
_entry_point:
```

```
#if PICO_NO_FLASH
    // on the NO FLASH case, we do not do a rest thru bootrom below, so the RCP may or may
not have been initialized:
    // in the normal (e.g. UF2 download etc. case) we will have passed thru bootrom
initialization, but if
    // a NO_FLASH binary is loaded by the debugger, and run directly after a reset, then
we won't have.
    // we must therefore initialize the RCP if it hasn't already been
#if HAS REDUNDANCY COPROCESSOR
    // just enable the RCP which is fine if it already was (we assume no other co-
processors are enabled at this point to save space)
    ldr r0, = PPB_BASE + M33_CPACR_OFFSET
    movs r1, #ARM CPU PREFIXED(CPACR CP7 BITS)
    str r1, [r0]
    // only initialize canary seeds if they haven't been (as to do so twice is a fault)
    mrc p7, #1, apsr_nzcv, c0, c0, #0
    bmi 1f
    // i dont think it much matters what we initialized to, as to have gotten here we must
have not
    // gone thru the bootrom (which a secure boot would have)
    mcrr p7, #8, r0, r0, c0
    mcrr p7, #8, r0, r0, c1
    sev
1:
#endif
#if ! _ARM_ARCH_6M_
    // Make sure stack limit is 0 if we came in thru the debugger; we do not know what it
should be
    movs r0, #0
    msr msplim, r0
#endif
    ldr r0, = vectors
    // Vector through our own table (SP, VTOR will not have been set up at
    // this point). Same path for debugger entry and bootloader entry.
#else
    // Debugger tried to run code after loading, so SSI is in 03h-only mode.
    // Go back through bootrom + boot2 to properly initialise flash.
    ldr r0, =BOOTROM VTABLE OFFSET
#endif
```

What we see is ldr r0, =BOOTROM_VTABLE_OFFSET and this optimizes down to mov.w r0, #0.

The rest of the code up to main is here and directly translates in **crt0.S** nicely. Let's break this down piece by piece.

```
_enter_vtable_in_r0:
    ldr r1, =(PPB_BASE + ARM_CPU_PREFIXED(VTOR_OFFSET))
    str r0, [r1]
    ldmia r0!, {r1, r2}
    msr msp, r1
    bx r2
```

On the RP2350's Cortex-M33 core, _enter_vtable_in_r0 is a tiny hand-off routine that takes a pointer to a new vector table in r0, writes it into the Vector Table Offset Register (VTOR) so all future exceptions and interrupts use it, then reads the first two words from that table—the initial Main Stack Pointer value and the Reset_Handler address—loads the MSP accordingly, and finally branches to the Reset_Handler, effectively transferring execution as if the CPU had just reset into the new firmware.

```
.type _reset_handler,%function
.thumb_func
_reset_handler:
   // Note if we entered thru here on core 0, then we should have gone thru bootrom, so
SP (and MSPLIM) on Armv8-M
   // should already be set
    // Only core 0 should run the C runtime startup code; core 1 is normally
    // sleeping in the bootrom at this point but check to be sure (e.g. if
    // debugger put core 1 at the ELF entry point for some reason)
    ldr r0, =(SIO_BASE + SIO_CPUID_OFFSET)
    ldr r0, [r0]
#if ARM ARCH 6M
   cmp r0, #0
    bea 1f
#else
    cbz r0, 1f
#endif
```

```
(gdb) x/36i 0x10000110
```

. .

```
0x1000015c <_reset_handler>: mov.w r0, #3489660928 @ 0xd0000000 0x10000160 <_reset_handler+4>: ldr r0, [r0, #0] 0x10000162 <_reset_handler+6>: cbz r0, 0x1000016a
```

```
hold_non_core0_in_bootrom:
    // Send back to the ROM to wait for core 0 to launch it.
    ldr r0, =BOOTROM_VTABLE_OFFSET
    b enter vtable in r0
1:
#if !PICO_RP2040 && PICO_EMBED_XIP_SETUP && !PICO_NO_FLASH
    // Execute boot2 on the core 0 stack (it also gets copied into BOOTRAM due
    // to inclusion in the data copy table below). Note the reference
    // to __boot2_entry_point here is what prevents the .boot2 section from
    // being garbage-collected.
_copy_xip_setup:
    ldr r1, =__boot2_entry_point
    mov r3, sp
    add sp, #-256
    mov r2, sp
    bl data_cpy
_call_xip_setup:
    mov r0, sp
    adds r0, #1
    blx r0
    add sp, #256
#endif
    // In a NO_FLASH binary, don't perform .data etc copy, since it's loaded
    // in-place by the SRAM load. Still need to clear .bss
#if !PICO_NO_FLASH
    adr r4, data_cpy_table
    // assume there is at least one entry
1:
    ldmia r4!, {r1-r3}
    cmp r1, #0
    beq 2f
    bl data_cpy
    b 1b
2:
#endif
```

```
(qdb) x/36i 0x10000110
   0x10000164 <hold non core0 in bootrom>:
                                                mov.w
                                                        r0, #0
   0x10000168 <hold non core0 in bootrom+4>:
                                                        0x10000150 < enter vtable in r0>
                                                b.n
                                                        r4, pc, #52 @ (adr r4, 0x100001a0
   0x1000016a <hold non core0 in bootrom+6>:
                                                add
<data cpy table>)
   0x1000016c <hold_non_core0_in_bootrom+8>:
                                                ldmia
                                                        r4!, {r1, r2, r3}
   0x1000016e <hold non core0 in bootrom+10>:
                                                cmp
                                                        r1, #0
                                                       0x10000178
   0x10000170 <hold non core0 in bootrom+12>:
                                                beq.n
<hold non core0 in bootrom+20>
                                                        0x1000019a <data cpy>
   0x10000172 <hold non core0 in bootrom+14>:
                                                bl
   0x10000176 <hold non core0 in bootrom+18>:
                                                b.n
                                                        0x1000016c
<hold non core0 in bootrom+8>
   0x10000178 <hold non core0 in bootrom+20>:
                                                ldr
                                                       r1, [pc, #84] @ (0x100001d0
<data cpy table+48>)
   0x1000017a <hold non core0 in bootrom+22>:
                                                        r2, [pc, #88] @ (0x100001d4
                                                ldr
<data cpy table+52>)
   0x1000017c <hold non core0 in bootrom+24>:
                                                movs
                                                        r0, #0
   0x1000017e <hold non core0 in bootrom+26>:
                                                        0x10000182 <bss fill test>
                                                b.n
```

This block funnels non-core0 straight back into the Boot ROM and then performs core0's C-runtime staging: the label loads r0 with BOOTROM_VTABLE_OFFSET (in the build you're disassembling it assembles to 0) and immediately branches to _enter_vtable_in_r0, which installs the Boot ROM's vector table and jumps into its reset handler so secondary cores wait there until launched by core0; if we're on core0, the code optionally stages and runs the boot2 XIP setup stub on core0's stack (copy via data_cpy, then blx into it) to bring external flash online, then iterates the data_cpy_table with ldmia r4!, {r1-r3} until a zero sentinel in r1, copying each region described by the triples, and finally loads the .bss start/end from the literal pool, sets r0=0, and falls through to the bss zeroing routine.

```
// Zero out the BSS
    ldr r1, = __bss_start__
    ldr r2, = __bss_end__
    movs r0, #0
    b bss_fill_test
bss_fill_loop:
    stm r1!, {r0}
bss_fill_test:
    cmp r1, r2
    bne bss_fill_loop
```

This is the RP2350's standard .bss zero-fill loop that runs during C runtime startup to ensure all uninitialized global/static variables start at zero, as required by the C standard. It loads _bss_start_ into r1 and _bss_end_ into r2, sets r0 to zero, then repeatedly executes stmia r1!, {r0} to store that zero word into memory and post-increment r1 to the next word. After each store, it compares r1 to r2; if they're not equal, it branches back to bss_fill_loop and continues until the entire .bss region is cleared. Once r1 reaches _bss_end_, the loop exits and the system can safely enter main() with all zero-initialized data in place.

```
platform_entry: // symbol for stack traces
#if PICO_CRT0_NEAR_CALLS && !PICO_COPY_TO_RAM
bl runtime_init
```

```
(qdb) x/36i 0x10000110
   0x10000186 <platform entry>: ldr
                                        r1, [pc, #80]
                                                        @ (0x100001d8 <data cpy table+56>)
   0x10000188 <platform entry+2>:
                                        blx
                                                r1
   0x1000018a <platform entry+4>:
                                        ldr
                                                r1, [pc, #80]
                                                                @ (0x100001dc
<data cpy table+60>)
   0x1000018c <platform entry+6>:
                                        blx
                                                r1
   0x1000018e <platform entry+8>:
                                        ldr
                                                r1, [pc, #80] @ (0x100001e0
<data cpy table+64>)
   0x10000190 <platform entry+10>:
                                        blx
                                                r1
   0x10000192 <platform entry+12>:
                                        bkpt
                                                0x0000
   0x10000194 <platform entry+14>:
                                                0x10000192 < platform entry+12>
                                        b.n
   0x10000196 <data cpy loop>: ldmia
                                        r1!, {r0}
   0x10000198 <data cpy loop+2>:
                                        stmia
                                                r2!, {r0}
                                cmp
   0x1000019a <data cpy>:
                                        r2, r3
   0x1000019c <data cpy+2>:
                                bcc.n
                                        0x10000196 <data cpy loop>
   0x1000019e <data cpy+4>:
   0x100001a0 <data_cpy_table>: subs
                                        r4, r1, r5
   0x100001a2 <data cpy table+2>:
                                        asrs
                                                r0, r0, #32
                                                r0, r2, #4
   0x100001a4 <data cpy table+4>:
                                        lsls
   0x100001a6 <data cpy table+6>:
                                        movs
                                                r0, #0
   0x100001a8 <data_cpy_table+8>:
                                        lsls
                                                r4, r5, #10
                                                r0, #0
   0x100001aa <data cpy table+10>:
                                        movs
   0x100001ac <data cpy table+12>:
                                                r0, r5, #3
                                        adds
   0x100001ae <data cpy table+14>:
                                                r0, r0, #32
                                        asrs
   0x100001b0 <data cpy table+16>:
                                        movs
                                                r0, r0
                                                r0, #8
   0x100001b2 <data cpy table+18>:
                                        movs
--Type <RET> for more, q to quit, c to continue without paging--
   0x100001b4 <data cpy table+20>:
                                                r0, r0
                                        movs
   0x100001b6 <data cpy table+22>:
                                                r0, #8
                                        movs
                                                r0, r5, #3
   0x100001b8 <data cpy table+24>:
                                        adds
   0x100001ba <data_cpy_table+26>:
                                                r0, r0, #32
                                        asrs
   0x100001bc <data_cpy_table+28>:
                                                r0, r0, #32
                                        asrs
                                                r0, #8
   0x100001be <data cpy table+30>:
                                        movs
   0x100001c0 <data cpy table+32>:
                                        asrs
                                                r0, r0, #32
   0x100001c2 <data_cpy_table+34>:
                                                r0, #8
                                        movs
   0x100001c4 <data cpy table+36>:
                                                r0, r0
                                        movs
                                                r0, r0
   0x100001c6 <data cpy table+38>:
                                        movs
   0x100001c8 <data_cpy_table+40>:
                                                lr
                                        bx
   0x100001ca <data cpy table+42>:
                                        movs
                                                r0, r0
   0x100001cc <data cpy table+44>:
                                                        @ <UNDEFINED> instruction:
```

```
0xed08e000
   0x100001d0 <data cpy table+48>:
                                      lsls r4, r5, #10
  0x100001d2 <data cpy table+50>:
                                      movs
                                             r0, #0
  0x100001d4 <data cpy table+52>:
                                     lsls
                                             r0, r3, #19
  0x100001d6 <data cpy table+54>:
                                     movs
                                             r0, #0
  0x100001d8 <data cpy table+56>:
                                             r5, r7, #13
                                      asrs
  0x100001da <data_cpy_table+58>:
                                      asrs
                                             r0, r0, #32
  0x100001dc <data cpy table+60>:
                                     lsls
                                             r5, r6, #8
  0x100001de <data cpy table+62>:
                                    asrs
                                             r0, r0, #32
  0x100001e0 <data cpy table+64>:
                                     asrs r5, r6, #13
  0x100001e2 <data cpy table+66>: asrs r0, r0, #32
  0x100001e4 < init>: push {r3, r4, r5, r6, r7, lr}
  0x100001e6 < init+2>:
                             nop
  0x100001e8 <register tm clones>:
                                      ldr
                                              r3, [pc, #24]
                                                             @ (0x10000204
<register tm clones+28>)
  0x100001ea <register tm_clones+2>:
                                             r1, [pc, #28] @ (0x10000208
                                      ldr
<register tm clones+32>)
  0x100001ec <register tm clones+4>:
                                      subs
                                             r1, r1, r3
  0x100001ee <register tm clones+6>:
                                      asrs
                                             r1, r1, #2
  0x100001f0 <register tm clones+8>:
                                      it
                                              mi
  0x100001f2 <register_tm_clones+10>: addmi
                                              r1, #1
  0x100001f4 <register tm clones+12>: asrs
                                              r1, r1, #1
  0x100001f6 <register tm clones+14>: beq.n
                                              0x10000200 <register tm clones+24>
  0x100001f8 <register tm clones+16>:
                                      ldr
                                              r3, [pc, #16] @ (0x1000020c
<register_tm clones+36>)
  0x100001fa <register tm clones+18>:
                                             r3, 0x10000200 <register tm clones+24>
                                      cbz
  0x100001fc <register tm clones+20>:
                                      ldr
                                              r0, [pc, #4] @ (0x10000204
<register tm clones+28>)
  0x100001fe <register tm clones+22>: bx
                                              r3
--Type <RET> for more, q to quit, c to continue without paging--
  0x10000200 <register tm clones+24>: bx
  0x10000202 <register tm clones+26>: nop
                                              r4, r5, #10
  0x10000204 <register tm clones+28>: lsls
                                             r0, #0
  0x10000206 <register_tm_clones+30>: movs
  0x10000208 <register_tm_clones+32>: lsls
                                             r4, r5, #10
  0x1000020a <register_tm_clones+34>: movs
                                             r0, #0
  0x1000020c <register tm clones+36>: movs
                                           r0, r0
  0x1000020e <register tm clones+38>: movs r0, r0
  0x10000210 <frame dummy>: push
                                     {r3, lr}
  0x10000212 <frame dummy+2>: ldr
                                     r3, [pc, #20]
                                                     @ (0x10000228 < frame dummy + 24 >)
  0x10000214 <frame_dummy+4>: cbz
0x10000216 <frame_dummy+6>: ldr
                                      r3, 0x1000021e <frame dummy+14>
                                      r1, [pc, #20] @ (0x1000022c <frame dummy+28>)
                                                      @ (0x10000230 < frame dummy + 32 >)
  0x10000218 <frame dummy+8>: ldr
                                      r0, [pc, #20]
  0x1000021a <frame dummy+10>: nop.w
  0x1000021e <frame dummy+14>: ldmia.w sp!, {r3, lr}
  0x10000222 <frame dummy+18>: b.w
                                      0x100001e8 <register tm clones>
  0x10000226 <frame dummy+22>: nop
                                      r0, r0
  0x10000228 <frame dummy+24>: movs
  0x1000022a <frame dummy+26>: movs
                                      r0, r0
  0x1000022c <frame dummy+28>: lsls
                                      r0, r2, #18
  0x1000022e <frame dummy+30>: movs
                                     r0, #0
  0x10000232 <frame dummy+34>: asrs
                                     r0, r0, #32
```

53

In the final linked binary, platform_entry has been expanded far beyond the single bl runtime_init you see in **crt0.S** as the compiler and linker have transformed that into a small call sequence that loads three function pointers from a nearby literal pool and calls them in turn. Those pointers, stored at data_cpy_table+56, +60, and +64, are filled in at link time with whatever initialization routines the Pico SDK and GCC's C runtime require. In a typical build, they correspond to the SDK's runtime_init, the standard __libc_init_array for running C++ constructors, and finally your application's main (or a wrapper). Using ldr/blx through a literal pool instead of a direct bl allows the linker to insert any combination of functions, handle long call distances, and keep the assembly source minimal.

Immediately after platform_entry is the data_cpy routine, a generic word-copy loop used earlier in startup to populate RAM sections from flash or other sources. It works by loading a word from the source pointer in r1, storing it to the destination in r2, and looping until r2 reaches the end address in r3. The label data_cpy_table that follows is not actually executable code, it's a block of constants the startup code uses. The first part holds triples of (source, destination, end) addresses for each region that needs copying. Later entries include other constants such as the VTOR register address (0xE000ED08 in little-endian form) and the .bss bounds, as well as the three function pointers used by platform_entry. GDB's disassembler shows these raw words as nonsensical Thumb instructions because it doesn't know they're data.

After this data region come a few standard GCC/EABI stubs: _init, register_tm_clones, and frame_dummy. These are pulled in automatically by the toolchain. _init is a hook for pre-main setup, often empty in embedded builds. The register_tm_clones and frame_dummy, are part of GCC's support for transactional memory and exception frame registration; on bare-metal targets they usually do nothing but are still linked in. Together, this sequence shows how a minimal assembly entry point in crt0.S grows into a fully linked startup chain, with the linker and runtime glue inserting the necessary initialization calls, memory setup routines, and housekeeping code before your program ever reaches main.

Chapter 5: Intro To Variables

In this chapter we are going to introduce the concept of a variable. If we have a series of boxes all laid out in a row and we numbered them from 0 to 9 (we start with 0 in Engineering) and then placed item 0 in box 0 and then item 1 in box 1 all the way to item 9 in box 9.

The boxes in this analogy represents our SRAM. The items are nothing more than variables of different types, which we will discuss later, that are stored in each of these addresses.

For the Developer, you simply provide a type and a name and the compiler will assign to the value to an actual address.

One of the most important considerations is that you have to declare variables before you use them in a program.

The process of declaration provides the compiler the size and name of the variable you are creating.

The process of definition allocates memory to a variable.

These two processes are usually done at the same time.

Let's look at some code.

uint8 t age;

Here we have a data type which is $uint8_t$ and the name of the variable which is age.

The data type determines how much space a variable is going to occupy in memory. This will signal the compiler to allocate space for it.

A semicolon signals to the compiler that a statement is complete. In our case the statement was the uint8 t age.

The uint8_t type takes up 1 byte of memory it is an unsigned integer type that can store a value between 0 and 255.

If you declare a value during declaration it is referred to as initialization.

Let's open up our folder 0x0005_intro-to-variables.

Now let's review our **0x0005_intro-to-variables.c** file as this is located in the main folder.

```
#include <stdio.h>
#include "pico/stdlib.h"

int main(void) {
    uint8_t age = 42;
    age = 43;
    stdio_init_all();
    while (true)
        printf("age: %d\r\n", age);
}
```

Let's flash the uf2 file onto the Pico 2. If you are unsure about this step, please take a look at Chapter 1 to get re-familiar with this process.

The first lines you should be familiar with and if not again refer to Chapter 1 to get re-familiar with those lines.

Let's break down this code.

```
uint8 t age = 42;
```

We start by declaring and initializing the variable to hold a 1-byte unsigned integer and assign the value of 42 to it.

```
age = 43;
```

We then change the value stored in age to 43.

Then inside the while loop we have a printf where we print text to indicate that we are going to print the age and then use what we refer to as a format specifier which is %d to indicate we are using a decimal value and then our new line chars \r\n and then we have the value that will populate %d which is 43.

Let's open up PuTTY or your terminal editor of choice and we will see our values being printed in an infinite loop.

```
PuTTY
                                                                                          X
age: 43
```

In our next chapter we will debug this.

Chapter 6: Debugging Intro To Variables

Today we debug!


We will start with Ghidra.

Open up a terminal and run **ghidraRun** and when the window appears, we will select **File**, **New Project**, **Non-Shared Project**, **Next**, and create a **Project Name**. Here we will all it **0x0005 intro-to-variables** and press **Finish**.


Open the file explorer and navigate to the ${\tt Embedded-Hacking}$ folder and dragand-drop the ${\tt 0x0005_intro-to-variables.bin}$ file into the folder within the Ghidra application panel.

In the small window that appears, you will see the file identified as a BIN, which is a binary format without symbols. We will be using the BIN format going forward as this is what we would normally see in the wild so there will be additional setup required based on what we have learned so far.

The window will show a Raw Binary format. Here we click on the three dots to the right of Language and search for Cortex. We want to select Cortex little endian default and click \mathbf{Ok} .




Click on the **Options**... button. Change the Block Name to .text and the base address to XIP which is 10000000 hex and click **Ok**.



Let's double-click on the file within the window.

Finally click the auto-analyze and let's begin reviewing the binary.


Let's look at the Functions in the Symbol Tree.




Remember back to Chapter 4, what function existed at 0x1000019a?

The answer is data_cpy, so now we can resolve this symbol in Ghidra.

Click on FUN_1000019a, in the Decompile view, click on the function name and right-click and select **Edit Function Signature**.




Update this to data cpy then click Ok.




In Chapter 4, what was the function at FUN 10000210

The answer is frame_dummy so let's update that function as well then click Ok.



The final function we will resolve is main then click Ok.




Let's review the assembler and decompile views.

We see two more functions that needs to be resolved. The first one is the Pico C SDK stdio init all.

If we review our source code, we see that the function returns a bool.


```
C 0x0005_intro-to-variables.c > 分 main(void)
       #include <stdio.h>
 2
             bool stdio_init_all(void)
 3
       int Initialize all of the present standard stdio types that are linked into the binary.
 4
 5
             Returns:
 6
             true if at least one output was successfully initialized, false otherwise. stdio_uart, stdio_usb, stdio_semihosting, stdio_rtt
 7
             ♦ Generate Copilot summary
 8
           stdio_init_all();
 9
10
11
           while (true)
                printf("age: %d\r\n", age);
12
13
14
```

Therefore, we need to update accordingly and click Ok.



The other function we have to resolve is printf.

Here you want to select Varargs for variadic args as printf can take any number of args and click \mathbf{Ok} .



Let's reexamine our assembler and de-compilation.

We know that 0x2b in hex is 43. We can always double-check with the ascii table that we have worked with previously.


Take note that the initialization of $uint8_t age = 42$ was optimized out by the compiler so we are only seeing 43 which the original code was age = 43.

In our next lesson we will hack this!

Chapter 7: Hacking Intro To Variables


Let's continue where we were in Ghidra from our last chapter.

Let's hack 0x2b to 0x46! Highlight 0x2b and right-click and select **Patch Instruction**.





Let's export the hacked bin.



Select Raw Bytes as a Format and put the file in the 0x0005_intro-to-variables bin directory and name the new bin 0x0005_intro-to-variables-h.bin and click Ok.



We need to use a tool to convert this hacked binary into the UF2 format.

python ..\uf2conv.py build\0x0005_intro-to-variables-h.bin --base 0x10000000 --family 0xe48bff59 --output build\hacked.uf2

After flashing the hacked.uf2 to the Pico 2, we see the following in the serial terminal.

```
COM3 - PuTTY
                                                                         age: 70
```

Boom! We hacked it!

In the coming chapters we will see a great deal of repetition so to some of you this may be a bit boring however to the majority I hope this helps to reinforce techniques that will help you beyond this course as an embedded reverse engineer.

Chapter 8: Uninitialized Variables

In this chapter we are going to examine what happens in memory when we create variables that are not initialized.

We will also introduce the RP2350 GPIO or general-purpose input/output by toggling our red LED on GPIO16.

Let's open up our folder 0x0008 unitialized-variables.

Now let's review our **0x0008_unitialized-variables.c** file as this is located in the main folder.

```
#include <stdio.h>
#include "pico/stdlib.h"

#define LED_PIN 16

int main(void) {
    uint8_t age;
    stdio_init_all();
    gpio_init(LED_PIN);
    gpio_set_dir(LED_PIN, GPIO_OUT);

    while (true) {
        printf("age: %d\r\n", age);
            gpio_put(LED_PIN, 1);
            sleep_ms(500);
            gpio_put(LED_PIN, 0);
            sleep_ms(500);
        }
}
```

Let's flash the uf2 file onto the Pico. If you are unsure about this step, please take a look at Chapter 1 to get re-familiar with this process.

The only difference is that we have no idea what the value will be inside of age or do we?

In other versions of C you would see garbage data if a value is uninitialized however what we see in the C Pico SDK is that like other modern compilers, if you have a value that is not initialized, it will get assigned to the .bss section of memory.

The entire .bss section is assigned an address in RAM via the linker and does not reside in the binary or flash.

When the Pico boots, behind the scenes memset which is a C standard lib function is zeroing out the entire .bss so this is why these values are in fact 0.

When you initialize a variable, it will go into the .data section.

When you initialize a constant it will go into the .rodata section.

Let's look at what stdio init all is behind the scenes.

```
bool stdio_init_all(void) {
    // todo add explicit custom, or registered although you can call stdio_enable_driver
explicitly anyway
    // These are well known ones
    bool rc = false;
#if LIB PICO STDIO UART
    stdio_uart_init();
    rc = true;
#endif
#if LIB PICO STDIO SEMIHOSTING
    stdio_semihosting_init();
    rc = true;
#endif
#if LIB_PICO_STDIO_RTT
    stdio_rtt_init();
    rc = true;
#endif
#if LIB PICO STDIO USB
    rc |= stdio_usb_init();
#endif
   return rc;
```

The gpio_init function prepares the chosen pin for use, and gpio_set_dir configures it as an output so it can drive the LED. Inside the main loop, gpio_put is called with a value of 1 to switch the LED on and with 0 to switch it off. A call to sleep_ms is added between these operations to create a visible delay, producing the familiar blink effect at a human-perceivable rate.

Let's review our other 4 functions within the Pico C SDK.

```
void gpio_init(uint gpio) {
    gpio_set_dir(gpio, GPIO_IN);
    gpio_put(gpio, 0);
    gpio_set_function(gpio, GPIO_FUNC_SIO);
}
```

```
static inline void gpio_set_dir(uint gpio, bool out) {
#if PICO_USE_GPIO_COPROCESSOR
    gpioc_bit_oe_put(gpio, out);
#elif PICO_RP2040 || NUM_BANK0_GPIOS <= 32</pre>
    uint32_t mask = 1ul << gpio;</pre>
    if (out)
        gpio_set_dir_out_masked(mask);
    else
        gpio_set_dir_in_masked(mask);
#else
    uint32_t mask = 1u << (gpio & 0x1fu);</pre>
    if (gpio < 32) {
        if (out) {
             sio_hw->gpio_oe_set = mask;
        } else {
             sio_hw->gpio_oe_clr = mask;
        }
    } else {
        if (out) {
             sio_hw->gpio_hi_oe_set = mask;
        } else {
             sio_hw->gpio_hi_oe_clr = mask;
        }
#endif
}
```

```
static inline void gpio_put(uint gpio, bool value) {
#if PICO_USE_GPIO_COPROCESSOR
    gpioc_bit_out_put(gpio, value);
#elif NUM_BANKO_GPIOS <= 32</pre>
    uint32_t mask = 1ul << gpio;</pre>
    if (value)
        gpio_set_mask(mask);
    else
        gpio_clr_mask(mask);
#else
    uint32_t mask = 1ul << (gpio & 0x1fu);</pre>
    if (gpio < 32) {
        if (value) {
            sio_hw->gpio_set = mask;
        } else {
            sio_hw->gpio_clr = mask;
    } else {
        if (value) {
            sio_hw->gpio_hi_set = mask;
        } else {
            sio_hw->gpio_hi_clr = mask;
    }
#endif
```

```
void sleep_ms(uint32_t ms) {
    sleep_us(ms * 1000ull);
}
```

Let's flash and examine the binary. We also see the red LED blinking.

```
Putty
                                                                       ×
age: 0
```

In our next lesson we will debug this.

Chapter 9: Debugging Uninitialized Variables

Today we debug!

We will start with Ghidra.

Open up a terminal and run **ghidraRun** and when the window appears, we will select **File**, **New Project**, **Non-Shared Project**, **Next**, and create a **Project Name**. Here we will all it **0x0008_unitialized-variables** and press **Finish**.

Open the file explorer and navigate to the **Embedded-Hacking** folder and dragand-drop the **0x0008_unitialized-variables.bin** file into the folder within the Ghidra application panel.

In the small window that appears, you will see the file identified as a BIN, which is a binary format without symbols. We will be using the BIN format going forward as this is what we would normally see in the wild so there will be additional setup required based on what we have learned so far.

The window will show a Raw Binary format. Here we click on the three dots to the right of Language and search for Cortex. We want to select Cortex little endian default and click **Ok**.

We will skip all of the Ghira setup as these are detailed in Chapter 6.

First, we need to set up our Cortex little-endian and options to the .text section to 0x100000000.

We then auto-analyze the binary and set up the memory map as well.

We then update our function signature of int main(void) at FUN 10000234.

We then update our function signature of bool stdio init all (void) at FUN 100030cc.

We then update our function signature of void gpio init(uint gpio) at FUN 100002b4.

The next bit of assembler is of interest as there are times where Ghidra or other disassemblers will be "fooled" as may misinterpret instructions.

10000240 4f f0 01 05 mov.w r5,#0x1 10000244 10 23 movs r3,#0x10 10000246 45 ec 44 30 mcrr p0,0x4,r3,r5,cr4 This looks like a coprocessor instruction, but it's actually the disassembler being "fooled."

What's really happening: this is a store to the SIO block's OE SET register.

The compiler has optimized the access into a form that Ghidra mis-decoded as mcrr.

All GPIO/SIO control is done through **memory-mapped registers** at $0 \times D00000000$ (SIO base) and 0×40028000 (IO BANKO BASE).

There is no real "p0" or "cr4" hardware here.

```
static inline void gpio_set_dir(uint gpio, bool out) {
#if PICO USE GPIO COPROCESSOR
    gpioc_bit_oe_put(gpio, out);
#elif PICO_RP2040 || NUM_BANKO_GPIOS <= 32</pre>
    uint32_t mask = 1ul << gpio;</pre>
    if (out)
        gpio_set_dir_out_masked(mask);
    else
        gpio_set_dir_in_masked(mask);
#else
    uint32_t mask = 1u << (gpio & 0x1fu);</pre>
    if (gpio < 32) {
        if (out) {
             sio_hw->gpio_oe_set = mask;
        } else {
             sio_hw->gpio_oe_clr = mask;
        }
    } else {
        if (out) {
             sio_hw->gpio_hi_oe_set = mask;
        } else {
             sio_hw->gpio_hi_oe_clr = mask;
        }
#endif
}
```

If we recall the above function, we can see what is actually going on is the following.

```
sio hw->gpio oe set = 1u << 16;
```

The code $sio_hw-ypio_oe_set = 1u << 16 sets GPIO pin 16 as an output on the RP2350 by writing to the SIO (Single-cycle IO) hardware register.$

SIO stands for "Single-cycle IO block" and provides core-local and inter-core hardware for the two processors with single-cycle. It's a critical hardware subsystem that allows ultra-fast GPIO manipulation and other core operations.

The SIO hardware structure contains several GPIO-related registers, including output enable (OE) registers. The <code>gpio_oe_set</code> register specifically performs an atomic bit-set operation on the main GPIO output enable register.

In **sio.h** within the Pico C SDK we see the following as there are two different files in different locations noted below.

```
_REG_(SIO_GPIO_OE_SET_OFFSET) // SIO_GPIO_OE_SET // GPIO0 // 0xffffffff [31:0] GPIO_OE_SET (0x00000000) Perform an atomic bit-set on GPIO_OE, i io_wo_32 gpio_oe_set;
```

src/rp2350/hardware structs/include/hardware/structs/sio.h

When you write sio hw->gpio oe set = 1u << 16 the following occurs.

Bit Position: 1u << 16 creates a bitmask with bit 16 set (value 0x10000).

Atomic Operation: Writing to gpio_oe_set performs GPIO OE |= wdata atomically.

```
// Register : SIO_GPIO_OE_SET
// Description : GPIO0...31 output enable set
// Perform an atomic bit-set on GPIO_OE, i.e. `GPIO_OE |= wdata`
#define SIO_GPIO_OE_SET_OFFSET _u(0x00000038)
#define SIO_GPIO_OE_SET_BITS _u(0xffffffff)
#define SIO_GPIO_OE_SET_RESET _u(0x00000000)
#define SIO_GPIO_OE_SET_MSB _u(31)
#define SIO_GPIO_OE_SET_LSB _u(0)
#define SIO_GPIO_OE_SET_ACCESS "WO"
```

src/rp2350/hardware regs/include/hardware/regs/sio.h

Result: GPIO pin 16 is configured as an output without affecting other pins.

The RP2350's SIO GPIO output enable registers work as follows.

SIO GPIO OE: Main output enable register for GPIO0-31.

```
: SIO GPIO OE
// Register
// Description : GPI00...31 output enable
//
                 Set output enable (1/0 -> output/input) for GPIO0...31. Reading
//
                 back gives the last value written.
//
                 If core 0 and core 1 both write to GPIO OE simultaneously (or
//
//
                 to a SET/CLR/XOR alias), the result is as though the write from
//
                 core 0 took place first, and the write from core 1 was then
//
                 applied to that intermediate result.
//
//
                 In the Non-secure SIO, Secure-only GPIOs (as per ACCESSCTRL)
//
                 ignore writes, and their output status reads back as zero. This
                 is also true for SET/CLR/XOR aliases of this register.
#define SIO_GPIO_OE_OFFSET _u(0x00000030)
                          _u(0xffffffff)
#define SIO GPIO OE BITS
#define SIO_GPIO_OE_RESET _u(0x00000000)
                           _u(31)
#define SIO GPIO OE MSB
#define SIO GPIO OE LSB
                            u(0)
#define SIO_GPIO_OE_ACCESS "RW"
```

src/rp2350/hardware regs/include/hardware/regs/sio.h

SIO GPIO OE SET: Atomic bit-set register (write-only).

```
// Register : SIO_GPIO_OE_SET
// Description : GPIO0...31 output enable set
// Perform an atomic bit-set on GPIO_OE, i.e. `GPIO_OE |= wdata`
#define SIO_GPIO_OE_SET_OFFSET _u(0x00000038)
#define SIO_GPIO_OE_SET_BITS _u(0xffffffff)
#define SIO_GPIO_OE_SET_RESET _u(0x00000000)
#define SIO_GPIO_OE_SET_MSB _u(31)
#define SIO_GPIO_OE_SET_LSB _u(0)
#define SIO_GPIO_OE_SET_ACCESS "WO"
```

src/rp2350/hardware regs/include/hardware/regs/sio.h

SIO GPIO OE CLR: Atomic bit-clear register for disabling outputs.

```
// Register
               : SIO GPIO OE CLR
// Description : GPIO0...31 output enable clear
                 Perform an atomic bit-clear on GPIO_OE, i.e. `GPIO OE &=
//
//
                 ~wdata`
#define SIO_GPIO_OE_CLR_OFFSET _u(0x00000040)
                               _u(0xffffffff)
#define SIO GPIO OE CLR BITS
                               _u(0x00000000)
#define SIO GPIO OE CLR RESET
#define SIO_GPIO_OE_CLR_MSB
                               _u(31)
#define SIO GPIO OE CLR LSB
                                u(0)
#define SIO GPIO OE CLR ACCESS "WO"
```

src/rp2350/hardware regs/include/hardware/regs/sio.h

In our next chapter we will hack this.