

Parallelism in hardware: IC design





\IoT and embedded systems specialist

Alois Mbutura

1. Started in 2012.
2. Currently work at Kaiote limited(kaiote.io) in Kenya as an IoT specialist.
3. Working on unified wireless, low power solutions with regard to water metering and water access.



Systems engineering

Design and manufacturing



Wireless and protocols





Sample embedded system


Product design and manufacture





1 SENSORS & ACTUATORS

We are giving our world a **digital nervous system**. Location data using GPS sensors. Eyes and ears using cameras and microphones, along with sensory organs that can measure everything from temperature to pressure changes.




IoT


Involves the aggregation
of data from physical
sensors and its
communication to
another machines.

2 CONNECTIVITY



These inputs are digitized and placed onto networks.



Due to the convenience of
wireless
Communication, IoT is usually
related to
Wireless but this is not true.



System level



NOTES:

1. **UEM** =
Logic IC
+ Charging IC
+ Audio IC
+ Power IC

2. **PFO** =
Antenna
Switch
+ PFO

3. **Flash IC** =
RAM + Flash
IC



Embedded Computing platforms

Inflexible/hard computing platforms

- SOC(Systems on chip)
- GPU(Central processing unit)
- GPU(Graphical processing unit)
- Microcontrollers

Flexible/soft computing platforms

- FPGA(Field programmable gate arrays)
- CPLD(Complex programmable logic devices)


Hybrid computing platforms

- APSOC(All programmable systems on chip)







General computer system




- **Memory Hierarchy**
(Main memory, cache, permanent storage)
- **I/O(Input/output)**
- **Processing system**




All programmable SOC 32 bit



Microcontroller 8 bit




Heterogeneous x86(-64) system







FPGA architecture




Developmental flow




Chip level








APSOC and FPGA internal view



APSOC





FPGA

Product design






Sample design:[Antenna field visualisation by simulation](#)



Sample design: Antenna field visualisation by testing(Anechoic chamber)

ANTENNA ANECHOIC CHAMBER



Antenna Under Test (AUT)
AUT Tower (dielectric)
Scanner Probe
Scanner

KEY FEATURES

- Size: 13'x13'x26', located in Morton 120
- Shielded, > 100 dB of isolation in/out
- Hybrid Near-field/Far-field Scanner
- Modes: Planar, Cylindrical, Spherical
- 10 kHz - 6.0 GHz with Network Analyzer


CONTACT

Dr. Chris Bartone, P.E.
Associate Professor
Ohio University
School of EECS
740-593-9573
bartone@ohio.edu


USED FOR:

- Sponsored Research
- Graduate Education
- Undergraduate Education

3D Antenna Gain



GPS Elevation Radiation Pattern Comparison



Relative Gain (dB)
Theta (deg)


Legend: A (blue), B (red), C (black), D (green), E (purple)



Benefits of hardware parallelism in FPGA and APSoCs

1. Custom protocols(Wired and wireless)
2. Interfacing to older physical systems(Glue logic)
3. Implementing flexible designs
4. Custom codec designs
5. Computer vision
6. Signal processing


CPLD and FPGA on software defined radio



Car remote Keyfob(open/close)



Frequency Shift Keying (FSK)

Baseband
Data






BFSK
modulated
signal


where $f_0 = A\cos(\omega_c - \Delta\omega)t$ and $f_1 = A\cos(\omega_c + \Delta\omega)t$



Analog FM(Frequency Modulation) on a local FM radio station talk show on a weekday night




Demo design: microcontroller interfacing to FPGA over Serial Peripheral Interface(SPI)



Physical layer: 4 wires for comms


Demo full 2 byte duplex read while write over SPI

SCK(Serial clock) controls the data transfer(Read data on rising edge, shift data on falling edge)



Block diagram of SPI after FPGA synthesis

SPI on left, debugging signal monitors on the right(ila, vio)




```
I (11886) [FPGA_SPI_SLAVE]: Ledstate value is 0x7589
I (11886) [FPGA_SPI_SLAVE]: Note: SPI read success
I (11887) [FPGA_SPI_SLAVE]: Value read is 0x5e10
I (11892) [FPGA_SPI_SLAVE]: Value match :)

I (11907) [FPGA_SPI_SLAVE]: Ledstate value is 0x0644
I (11907) [FPGA_SPI_SLAVE]: Note: SPI read success
I (11908) [FPGA_SPI_SLAVE]: Value read is 0x7589
I (11914) [FPGA_SPI_SLAVE]: Value match :)

I (11929) [FPGA_SPI_SLAVE]: Ledstate value is 0xa996
I (11929) [FPGA_SPI_SLAVE]: Note: SPI read success
I (11930) [FPGA_SPI_SLAVE]: Value read is 0x0644
I (11935) [FPGA_SPI_SLAVE]: Value match :)

I (11950) [FPGA_SPI_SLAVE]: Ledstate value is 0xa70e
I (11950) [FPGA_SPI_SLAVE]: Note: SPI read success
I (11951) [FPGA_SPI_SLAVE]: Value read is 0xa996
I (11956) [FPGA_SPI_SLAVE]: Value match :)

I (11971) [FPGA_SPI_SLAVE]: Ledstate value is 0xd74d
I (11971) [FPGA_SPI_SLAVE]: Note: SPI read success
I (11973) [FPGA_SPI_SLAVE]: Value read is 0xa70e
I (11978) [FPGA_SPI_SLAVE]: Value match :)
```



Q&A

