- The codes will be a mix of behavioral and data flow modelling (almost none of these are made in structural modelling)
- You can use most of these for FPGA boards programming (We used Spartan - 7 family along with xc7s50csga324-1 for our lab/classwork program synthesis)
-
Notifications
You must be signed in to change notification settings - Fork 0
DSDS (Digital system design and synthesis) Lab and class programs of 2021 - 25 batch.
License
naman-0316/DSDS-EEE-Lab
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
DSDS (Digital system design and synthesis) Lab and class programs of 2021 - 25 batch.
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published