Popular repositories Loading

1. r22sdf r22sdf Public

   Pipeline FFT Implementation in Verilog HDL

   Verilog 71 18

2. vcd2json vcd2json Public

   Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.

   Python 33 13

3. avr_cpu avr_cpu Public

   AVR CPU Core Implementation in Verilog HDL.

   Verilog 5 1

4. pseudo_hdl pseudo_hdl Public

   Pseudo HDL and its simulator written in Python.

   Python 1