

CSE331 Computer Organization

Homework - 4

Nevzat Seferoglu 171044024

*Project Purpose:


In this project, we implemented a different version of 32-bit MIPS processors. The block that we design get no inputs from the outside and can take several file inputs from the outside to test part.

Our processor will support 14 different instruction. These are, lw, sw, j, jal, jr, beq, bne, addn, subn, xorn, andn, orn, ori, lui. Also, we have data memory, instruction memory and registers as storage components.

*Design Details:

There was same changing in our project which is different than standard Mips processors. Data memory addressing bits must be 18 bits. And the data memory size must be 256KB which is 262.144 bytes. Our addressing (18 bits) supplies us a range of numbers from 0 to (2¹⁸-1) which is 262.143 as a total number of spaces, we have 262.144 that matches with our size which is requested before. Therefore, **each line must be 8 bits in our data memory file** which means byte addressing. I ruled that situation and make data memory and instruction memory byte addressed.

*My overall design:



*Controller Unit Table:

001000	Speade	000000	100011	101011	000100	000101	1001100	101 001111	7	200011
	0.00	1	0	×	×	×	0	٥	X	×
× 0	Dap 0012				16	0	2	0	0	0
0	Beg	0	0	0	•	1	0	0	0	0
0	Bre	0	0	0	0	3				0
0	men Read	0		0	92	0	0	0	0	
×	THE STATE OF THE S		ν.		0	×	0	×	×	× -
- 5	Wento bab	0	. 1	×	X	0	1	×	×	X
×	PLVOPI	(0	0	0	ĭ		×	×	×
Ř.	ALUDFO	0	0	2	1	3	,	0	0.	0
×	menwrite	٥	9	t	0	0	•	×	×	×
×	ALVSEC	0	Ĭ	1	0	0	0	1	0	1 .
0	reguritel	4	i	0	0	٥	1	,	0	0
0		4	ò	0	0	0	0	9	×	×
	Regurite 2	10000	×	×	0	0	1	X	-	100
×	Dr:	0	•			×	0	1	×	×
×	101	0	0	×	×	,		0	4	0
0		0	0	0	0	0	0		0	1
	5		/ <u></u>	0	_	0	0	0	200	¥
0	501	0	0		0	~	×	×	×	^
×	اسا	0	4	X	X	^	100	0	0	0
A	20	0	0	0	0	0	9			

*Alu Table:

	Alupa	Function Field	sutput
lus qui	00	XXXXXX	010
beg, bie	91	XXXXXX	110
nebo	10	100000	010
subin	10	to 00 to	110
シュル へ	15	100100	030
5.0.CN	10	100 101	001
KOCK	10	101000	011
or:	no -	****	100
CS Scanned with CamScanner			

*Note1: For creating jr signal, I used official function field of jr as a opcode which is sent to CU.

*Note2: As a function field of xorn, I specified 101000.

- Other instructions have same properties which is denoted by Mips green sheet.

*Tests:

In the tests part, I tested each instruction for two times in a different test. I used different test because of readability of the homework. All register views are representing after tests situation.

*Note = All the other registers are filled with zero.

"Note = All the	other registers are filled with zero.	
mips_registers	000000000000000000000000000000000000000	00000000000 FixedInternal
🛊 🔷 [31]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [30]	000000000000000000000000000000000000000	Pack Internal
🛊 🔷 [29]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [28]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [27]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [26]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [25]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [24]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [23]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [22]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [21]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [20]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [19]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [18]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [17]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [16]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [15]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [14]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [13]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [12]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [11]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [10]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [9]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [8]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [7]	00000000000000000000000000000011	Pack Internal
<u>+</u> 🔷 [6]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [5]	000000000000000000000000000001110	Pack Internal
<u>+</u> 🔷 [4]	00000000000000000000000000000000011	Pack Internal
🛨 🔷 [3]	00000000000000000000000000000011	Pack Internal
🛨 🔷 [2]	000000000000000000000000000000000000000	Pack Internal
ii 🔷 [1]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [0]	000000000000000000000000000000000000000	Pack Internal

```
Instructions in instruction memory:
andn R4, R2, R3 -> 00000000
               01000011
               00100000
               00100100
andn R7, R5, R6 -> 00000000
               10100110
               00111000
               00100100
Initial contents:
R2 content = 01010101010101010101010101010101
R5 content = 11111111111111110000000000000000101
R6 content = 101010101010101000000000000000101
______
*Note = All the other registers are filled with zero.
```

mips_registers **+** 🔷 [31] Pack... Internal [30] **⊞ ∢** Pack... Internal + (29] Pack... Internal [28] Pack... Internal **⋣**-**♦** [27] Pack... Internal Pack... Internal [26] Pack... Internal <u>+</u>- (25) **1 4** [24] Pack... Internal [23] Pack... Internal <u>+</u>- 🔷 [22] Pack... Internal [21] Pack... Internal Pack... Internal [19] Pack... Internal [18] Pack... Internal **ii** - 🔷 [17] Pack... Internal [16] Pack... Internal ÷ 🔷 [15] Pack... Internal [14] Pack... Internal [13] Pack... Internal **+** - (12) Pack... Internal [11] **⊞ ⋖** Pack... Internal **+** 🔷 [10] Pack... Internal [9] Pack... Internal **+** 4 [8] Pack... Internal **由**◆ [7] Pack... Internal → ◆ [6] 101010101010101000000000000000101 Pack... Internal **⊞**-**◆** [5] 101010101010101000000000000000101 Pack... Internal [4] 0000000000000000000000000000011 Pack... Internal **+** 🔷 [3] Pack... Internal [2] 0101010101010101010101010101010101 Pack... Internal **+** 🔷 [1] Pack... Internal [0] Pack... Internal

Instructions in instruction memory:

1: beq R1, R2, 10 -> 00010000 00100010 00000000 00001010

45 : addn R3, R2, R1

*At the line 45(estimated jump), there is an other instruction in instruction memory to test whether beq is works or not.

*At the line 45 there is an another helper test instruction in instruction memory that helps me tot test:

addn R3, R2, R1 00000000 01000001 00011000 00100000

Initial contents:

*Note = All the other registers are filled with zero.

=- <pre>mips_registers</pre>	000000000000000000000000000000000000000	FixedInternal
<u>+</u> 🔷 [31]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [30]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [29]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [28]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [27]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [26]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [25]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [24]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [23]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [22]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [21]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [20]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [19]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [18]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [17]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [16]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [15]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [14]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [13]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [12]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [11]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [10]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [9]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [8]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [7]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [6]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [5]	000000000000000000000000000000000000000	Pack Internal
. + ◆ [4]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [3]	0000000000000000000000000000000011	Pack Internal
<u>+</u> 🔷 [2]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [1]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [0]	000000000000000000000000000000000000000	Pack Internal

```
Instructions in instruction memory:
```

1: beq R1, R2, 12 -> 00010000 00100010 00000000 00001100

53 : addn R3, R2, R1

*At the line 53(estimated jump), there is an other instruction in instruction memory to test whether beg is works or not.

*At the line 53 there is an another helper test instruction in instruction memory that helps me tot test:

addn R3, R2, R1 00000000 01000001 00011000

00100000

Initial contents:

*Note = All the other registers are filled with zero.

- mips_registers	000000000000000000000000000000000000000	00 FixedInternal
+ 🔷 [31]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [30]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [29]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [28]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [27]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [26]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [25]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [24]	000000000000000000000000000000000000000	Pack Internal
🕳 🔷 [23]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [22]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [21]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [20]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [19]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [18]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [17]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [16]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [15]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [14]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [13]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [12]	000000000000000000000000000000000000000	Pack Internal
🛊 🔷 [11]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [10]	000000000000000000000000000000000000000	Pack Internal
🛊 🔷 [9]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [8]	000000000000000000000000000000000000000	Pack Internal
. □ ◆ [7]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [6]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [5]	000000000000000000000000000000000000000	Pack Internal
⊕ 💠 [4]	000000000000000000000000000000000000000	Pack Internal
∔ -♦ [3]	0000000000000000000000000000000011	Pack Internal
<u>+</u> 🔷 [2]	000000000000000000000000000000000110	Pack Internal
🛊 💠 [1]	0000000000000000000000000000000011	Pack Internal
<u>+</u> -🔷 [0]	000000000000000000000000000000000000000	Pack Internal

```
Instructions in instruction memory:
```

1: bne R1, R2, 10 -> 00010100 00100010 00000000 00001010

45 : addn R3, R2, R1

*At the line 45(estimated jump), there is an other instruction in instruction memory to test whether bne is works or not.

*At the line 45 there is an another helper test instruction in instruction memory that helps me tot test:

addn R3, R2, R1 00000000 01000001 00011000 00100000

Initial contents:

*Note = All the other registers are filled with zero.

	000000000000000000000000000000000000000	0000000 FixedInternal
+ 🔷 [31]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [30]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [29]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [28]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [27]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [26]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [25]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [24]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [23]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [22]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [21]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [20]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [19]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [18]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [17]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [16]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [15]	000000000000000000000000000000000000000	Pack Internal
.	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [13]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [12]	000000000000000000000000000000000000000	Pack Internal
ii 🔷 [11]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [10]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [9]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [8]	000000000000000000000000000000000000000	Pack Internal
⊕ ❖ [7]	000000000000000000000000000000000000000	Pack Internal
🛊 🔷 [6]	000000000000000000000000000000000000000	Pack Internal
[5]	000000000000000000000000000000000000000	Pack Internal
⊕ ♦ [4]	000000000000000000000000000000000000000	Pack Internal
₽ ◆ [3]	0000000000000000000000000000000011	Pack Internal
🛊 💠 [2]	00000000000000000000000000000000110	Pack Internal
⊕ ♦ [1]	00000000000000000000000000000000011	Pack Internal
<u>+</u> 🔷 [0]	000000000000000000000000000000000000000	Pack Internal

*Note = All the other registers are filled with zero.

Note - All the other registers are filled with zero.

mips_registers	000000000000000000000000000000000000000	FixedInternal
. → (31)	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [30]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [29]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [28]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [27]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [26]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [25]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [24]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [23]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [22]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [21]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [20]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [19]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [18]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [17]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [16]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [15]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [14]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [13]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [12]	000000000000000000000000000000000000000	Pack Internal
ii 🔷 [11]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [10]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [9]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [8]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [7]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [6]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [5]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [4]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [3]	00000000000000000000000000000000000011	Pack Internal
<u>+</u> 🔷 [2]	000000000000000000000000000000000000000	Pack Internal
ii 💠 [1]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [0]	000000000000000000000000000000000000000	Pack Internal
	-	

```
Instructions in instruction memory:
1: j 10 -> 00001000
        00000000
        00000000
        00001010
45 : addn R3, R2, R1
*At the line 45(estimated jump), there is an other instruction in instruction memory to test whether
j is works or not.
*At the line 45 there is an another helper test instruction in instruction memory that helps me tot test:
addn R3, R2, R1
00000000
01000001
00011000
00100000
Initial contents:
```

*Note = All the other registers are filled with zero.

mips_registers	000000000000000000000000000000000000000	0000000000 FixedInternal
<u>+</u> 🔷 [31]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [30]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [29]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [28]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [27]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [26]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [25]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [24]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [23]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [22]	000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [21]	000000000000000000000000000000000000000	Pack Internal
<u>+</u>	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [19]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [18]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [17]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [16]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [15]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [14]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [13]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [12]	000000000000000000000000000000000000000	Pack Internal
🛊 🔷 [11]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [10]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [9]	000000000000000000000000000000000000000	Pack Internal
. + ◆ [8]	000000000000000000000000000000000000000	Pack Internal
. . . . [7]	000000000000000000000000000000000000000	Pack Internal
.	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [5]	000000000000000000000000000000000000000	Pack Internal
⊕ ♦ [4]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [3]	000000000000000000000000000000011	Pack Internal
+ 💠 [2]	000000000000000000000000000001011	Pack Internal
i 💠 (1)	000000000000000000000000000000000000000	Pack Internal
.	000000000000000000000000000000000000000	Pack Internal

```
Instructions in instruction memory:
1: j 12 -> 00001000
         00000000
         00000000
         00001100
53 : addn R3, R2, R1
*At the line 53(estimated jump), there is an other instruction in instruction memory to test whether
j is works or not.
*At the line 53 there is an another helper test instruction in instruction memory that helps me tot test:
addn R3, R2, R1
00000000
01000001
00011000
00100000
Initial contents:
R2 content = 000000000000000000000000000000000111
*Note = All the other registers are filled with zero.
```

mips_registers	000000000000000000000000000000000000000	0 FixedInternal
<u>+</u> 🔷 [31]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [30]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [29]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [28]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [27]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [26]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [25]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [24]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [23]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [22]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [21]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [20]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [19]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [18]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [17]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [16]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [15]	000000000000000000000000000000000000000	Pack Internal
. ♣ ♦ [14]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [13]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [12]	000000000000000000000000000000000000000	Pack Internal
i 💠 [11]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [10]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [9]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [8]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> ♦ [7]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [6]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [5]	000000000000000000000000000000000000000	Pack Internal
.	000000000000000000000000000000000000000	Pack Internal
🖪 🧇 [3]	00000000000000000000000000000000011	Pack Internal
🖪 💠 [2]	0000000000000000000000000000001110	Pack Internal
🛊 💠 [1]	000000000000000000000000000000111	Pack Internal
<u>+</u> 🔷 [0]	000000000000000000000000000000000000000	Pack Internal

```
Instructions in instruction memory:
1: jal 10 -> 00001100
         00000000
         00000000
         00001010
45 : addn R3, R2, R1
*First instruction in the instruction memory. Therefore R[31] should 4 after jumping and linking.
*At the line 45(estimated jump), there is an other instruction in instruction memory to test whether
jal is works or not.
*At the line 45 there is an another helper test instruction in instruction memory that helps me tot test:
addn R3, R2, R1
00000000
01000001
00011000
00100000
Initial contents:
*Note = All the other registers are filled with zero.
______
```

mips_registers	000000000000000000000000000000000000000	FixedInternal
🛊 🔷 [31]	000000000000000000000000000000000000000	Pack Internal
∔ -♦ [30]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [29]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [28]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [27]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [26]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [25]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [24]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [23]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [22]	000000000000000000000000000000000000000	Pack Internal
🛊 🔷 [21]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [20]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [19]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [18]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [17]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [16]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [15]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [14]	000000000000000000000000000000000000000	Pack Internal
🛊 🔷 [13]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [12]	000000000000000000000000000000000000000	Pack Internal
🛊 🔷 [11]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [10]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [9]	000000000000000000000000000000000000000	Pack Internal
∔ ♦ [8]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [7]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [6]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [5]	000000000000000000000000000000000000000	Pack Internal
. → [4]	000000000000000000000000000000000000000	Pack Internal
🖪 🧇 [3]	000000000000000000000000000000000011	Pack Internal
🖪 💠 [2]	000000000000000000000000000000000000000	Pack Internal
🛊 🔷 [1]	000000000000000000000000000000000011	Pack Internal
<u>+</u> 🔷 [0]	000000000000000000000000000000000000000	Pack Internal

```
Instructions in instruction memory:
1: jal 12 -> 00001100
         00000000
         00000000
         00001100
53 : addn R3, R2, R1
-----
*First instruction in the instruction memory. Therefore R[31] should 4 after jumping and linking.
*At the line 53(estimated jump), there is an other instruction in instruction memory to test whether
jal is works or not.
*At the line 53 there is an another helper test instruction in instruction memory that helps me tot test:
addn R3, R2, R1
00000000
01000001
00011000
00100000
Initial contents:
*Note = All the other registers are filled with zero.
```

- mips_registers	000000000000000000000000000000000000000	. FixedInternal
∓ - ♦ [31]	000000000000000000000000000000000000000	Pack Internal
1 • [30]	000000000000000000000000000000000000000	Pack Internal
1 - ♦ [29]	000000000000000000000000000000000000000	Pack Internal
- - → [28]	000000000000000000000000000000000000000	Pack Internal
	000000000000000000000000000000000000000	Pack Internal
- - → [26]	000000000000000000000000000000000000000	Pack Internal
±- ♦ [25]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [24]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [23]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [22]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [21]	000000000000000000000000000000000000000	Pack Internal
<u>+</u>	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [19]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [18]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [17]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [16]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [15]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [14]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [13]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [12]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [11]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [10]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [9]	000000000000000000000000000000000000000	Pack Internal
⊕ ◆ [8]	000000000000000000000000000000000000000	Pack Internal
□ ◆ [7]	000000000000000000000000000000000000000	Pack Internal
⊕ ◆ [6]	000000000000000000000000000000000000000	Pack Internal
i → [5]	000000000000000000000000000000000000000	Pack Internal
± ◆ [4]	000000000000000000000000000000000000000	Pack Internal
∔ -♦ [3]	0000000000000000000000000000000011	Pack Internal
± ◆ [2]	0000000000000000000000000000001011	Pack Internal
<u>+</u> (1)	000000000000000000000000000000000000000	Pack Internal
⊕ - ♦ [0]	000000000000000000000000000000000000000	Pack Internal

Instructions in instruction memory: 1: jr R2 00100000 01000000 00000000 00000000 44 : addn R4, R3, R1 *At the line 45(estimated jump), there is an other instruction in instruction memory to test whether *At the line 45 there is an another helper test instruction in instruction memory that helps me tot test: addn R4, R3, R1 00000000 01100001 00100000 00100000 Initial contents:

R2 content = 000000000000000000000000011100 (decimal 44) because lines are start with 1.

*Note = All the other registers are filled with zero.

= 🔷	mips_registers	000000000000000000000000000000000000000	FixedInternal
B	[31]	000000000000000000000000000000000000000	Pack Internal
B	[30]	000000000000000000000000000000000000000	Pack Internal
ı.	[29]	000000000000000000000000000000000000000	Pack Internal
	[28]	000000000000000000000000000000000000000	Pack Internal
•	[27]	000000000000000000000000000000000000000	Pack Internal
B	[26]	000000000000000000000000000000000000000	Pack Internal
•	[25]	000000000000000000000000000000000000000	Pack Internal
	[24]	000000000000000000000000000000000000000	Pack Internal
	[23]	000000000000000000000000000000000000000	Pack Internal
	[22]	000000000000000000000000000000000000000	Pack Internal
	[21]	000000000000000000000000000000000000000	Pack Internal
	[20]	000000000000000000000000000000000000000	Pack Internal
	[19]	000000000000000000000000000000000000000	Pack Internal
	[18]	000000000000000000000000000000000000000	Pack Internal
	[17]	000000000000000000000000000000000000000	Pack Internal
	[16]	000000000000000000000000000000000000000	Pack Internal
	[15]	000000000000000000000000000000000000000	Pack Internal
•	[14]	000000000000000000000000000000000000000	Pack Internal
	[13]	000000000000000000000000000000000000000	Pack Internal
ı.	[12]	000000000000000000000000000000000000000	Pack Internal
	[11]	000000000000000000000000000000000000000	Pack Internal
B	[10]	000000000000000000000000000000000000000	Pack Internal
ı.	[9]	000000000000000000000000000000000000000	Pack Internal
B	[8]	000000000000000000000000000000000000000	Pack Internal
ı.	[7]	000000000000000000000000000000000000000	Pack Internal
•	[6]	000000000000000000000000000000000000000	Pack Internal
ı.	[5]	000000000000000000000000000000000000000	Pack Internal
•	[4]	0000000000000000000000000000000000000011	Pack Internal
B	[3]	0000000000000000000000000000000001101	Pack Internal
B	[2]	000000000000000000000000000000000000000	Pack Internal
•	[1]	00000000000000000000000000000000111	Pack Internal
	[0]	000000000000000000000000000000000000000	Pack Internal

```
Instructions in instruction memory:
```

1: jr R2 00100000 01000000 00000000 00000000

53: addn R4, R3, R1

*At the line 53(estimated jump), there is an other instruction in instruction memory to test whether jr is works or not.

*At the line 53 there is an another helper test instruction in instruction memory that helps me tot test:

addn R4, R3, R1 00000000 01100001 00100000 00100000

Initial contents:

R2 content = 000000000000000000000000110100 (decimal 52) because lines are start with 1.

*Note = All the other registers are filled with zero.

-

- mips_registers	000000000000000000000000000000000000000	. FixedInternal
+ 🔷 [31]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [30]	00000000000000000000000000000000000000	
<u>+</u> 🔷 [29]	00000000000000000000000000000000000000	
<u>+</u> 🔷 [28]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [27]	00000000000000000000000000000000000000	
<u>+</u> 🔷 [26]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [25]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [24]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [23]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [22]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [21]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [20]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [19]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [18]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [17]	00000000000000000000000000000000000000	
<u>+</u> 🔷 [16]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [15]	00000000000000000000000000000000000000	
ii 🔷 [14]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [13]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [12]	000000000000000000000000000000000000000	Pack Internal
🛊 💠 [11]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [10]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [9]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [8]	000000000000000000000000000000000000000	Pack Internal
🛨 🧇 [7]	000000000000000000000000000000000000000	Pack Internal
[6]	000000000000000000000000000000000000000	Pack Internal
[5]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [4]	00000000000000000000000000000000011	Pack Internal
+ 🔷 [3]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [2]	000000000000000000000000000000000000000	Pack Internal
1	000000000000000000000000000000000000000	Pack Internal
i → [0]	000000000000000000000000000000000000000	Pack Internal

Instructions in instruction memory: -----lui R4, 16'b10101010101011111 -> 00111100 00000100 10101111 lui R8, 16'b1111111111111111 -> 00111100 00001000 11111111 11111111

Initial contents:

*Note = All the other registers are filled with zero.

- mips_registers	000000000000000000000000000000000000000	FixedInternal
<u>∓</u> - ♦ [31]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [30]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [29]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [28]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [27]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [26]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [25]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [24]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [23]	000000000000000000000000000000000000000	Pack Internal
🙀 🔷 [22]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [21]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [20]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [19]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [18]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [17]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [16]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [15]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [14]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [13]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [12]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [11]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [10]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [9]	000000000000000000000000000000000000000	Pack Internal
± -♦ [8]	111111111111111100000000000000000000000	Pack Internal
<u>+</u> -🔷 [7]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [6]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> -🔷 [5]	000000000000000000000000000000000000000	Pack Internal
. • ◆ [4]	101010101010111110000000000000000000000	Pack Internal
<u>+</u> -🔷 [3]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [2]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [1]	000000000000000000000000000000000000000	Pack Internal
+ ◆ [0]	000000000000000000000000000000000000000	Pack Internal

```
Instructions in instruction memory:
------
lw R5, 0(R0) -> 10001100
00000000
000000000
lw R6, 4(R4) -> 10001100
10000110
00000000
00000100
------
Initial contents:
```

Initial data memory denoted different in file.

Data memory before tests:

A [10]	0000000	5 1 * 1
<u>+</u> 🔷 [19]	00000000	Pack Internal
<u>+</u> 🔷 [18]	00000000	Pack Internal
<u>+</u> 🔷 [17]	00000000	Pack Internal
<u>+</u> 🔷 [16]	00000000	Pack Internal
<u>+</u> 🔷 [15]	00000000	Pack Internal
<u>+</u> 🔷 [14]	00000000	Pack Internal
<u>+</u> -🔷 [13]	00000000	Pack Internal
<u>+</u> 🔷 [12]	00000000	Pack Internal
+ 🔷 [11]	00000000	Pack Internal
<u>+</u> 🔷 [10]	11111111	Pack Internal
<u>+</u> 🔷 [9]	10101010	Pack Internal
<u>+</u> 🔷 [8]	11111111	Pack Internal
<u>+</u> 🔷 [7]	10101010	Pack Internal
<u>+</u> 🔷 [6]	00000000	Pack Internal
<u>+</u> 🔷 [5]	00000000	Pack Internal
+ 🔷 [4]	00000000	Pack Internal
<u>+</u> 🔷 [3]	11111111	Pack Internal
<u>+</u> 🔷 [2]	11111111	Pack Internal
+ 🔷 [1]	00000000	Pack Internal
<u>+</u> -🔷 [0]	00000000	Pack Internal
	-	

mips_registers	000000000000000000000000000000000000000	00 FixedInternal	
<u>+</u> 🔷 [31]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> -🔷 [30]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> -🔷 [29]	00000000000000000000000000000000000000		
<u>+</u> -🔷 [28]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> 🔷 [27]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> -🔷 [26]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> 🔷 [25]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> 🔷 [24]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> -🔷 [23]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> 🔷 [22]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> 🔷 [21]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> -🔷 [20]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> 🔷 [19]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> 🔷 [18]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> 🔷 [17]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> 🔷 [16]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> 🔷 [15]	000000000000000000000000000000000000000	Pack Internal	
+ 🔷 [14]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> 🔷 [13]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> 🔷 [12]	000000000000000000000000000000000000000	Pack Internal	
i 💠 (11)	000000000000000000000000000000000000000	Pack Internal	
+ 🔷 [10]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> 🔷 [9]	000000000000000000000000000000000000000	Pack Internal	
⊕ ◆ [8]	000000000000000000000000000000000000000	Pack Internal	
∔ ◆ [7]	000000000000000000000000000000000000000	Pack Internal	
∔ ◆ [6]	1111111110101010111111111100000000	Pack Internal	
i → (5]	00000000000000011111111111111111	Pack Internal	
⊕ ◆ [4]	000000000000000000000000000000000000000	Pack Internal	
∔ ♦ [3]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u> 🔷 [2]	000000000000000000000000000000000000000	Pack Internal	
ii ♦ [1]	000000000000000000000000000000000000000	Pack Internal	
<u>+</u>	000000000000000000000000000000000000000	Pack Internal	

```
Instructions in instruction memory:
ori R4, R3, 16'b111111111111111 -> 00110100
                               01100100
                               11111111
                               11111111
ori R7, R6, 16'b0101010101010101 -> 00110100
                               11000111
                               01010101
                               01010101
Initial contents:
R3 content = 111111111111111110101010101010101
```

*Note = All the other registers are filled with zero.

	000000000000000000000000000000000000000	. FixedInternal
+ 4 [31]	00000000000000000000000000000000000000	
+ (30)		
+ (29]	000000000000000000000000000000000000000	Pack Internal Pack Internal
+ (28]	000000000000000000000000000000000000000	Pack Internal
[27]	00000000000000000000000000000000000000	
±- ♦ [26]	000000000000000000000000000000000000000	Pack Internal
+ (25]	000000000000000000000000000000000000000	Pack Internal
±- ♦ [24]	000000000000000000000000000000000000000	Pack Internal
[23]	000000000000000000000000000000000000000	Pack Internal
+- (22)	000000000000000000000000000000000000000	Pack Internal
+ (21)	000000000000000000000000000000000000000	Pack Internal
+ (20]	000000000000000000000000000000000000000	Pack Internal
± 🔷 [19]	000000000000000000000000000000000000000	Pack Internal
+ (18]	000000000000000000000000000000000000000	Pack Internal
+ (17]	00000000000000000000000000000000000000	
+ (16]	00000000000000000000000000000000000000	
+ 🔷 [15]	00000000000000000000000000000000000000	
+ 🔷 [14]	000000000000000000000000000000000000000	Pack Internal
+ 🔷 [13]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [12]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [11]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [10]	000000000000000000000000000000000000000	Pack Internal
🛊 🔷 [9]	000000000000000000000000000000000000000	Pack Internal
🛨 🔷 [8]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [7]	111111111111111111111111111111111111111	Pack Internal
<u>+</u> 🔷 [6]	11111111111111111111111111111111111111	
<u>+</u> 🔷 [5]	00000000000000000000000000000000000000	
<u>+</u> 🔷 [4]	111111111111111111111111111111111111111	Pack Internal
<u>+</u> 🔷 [3]	11111111111111110101010101010101 Pack Inte	
<u>+</u> 🔷 [2]	00000000000000000000000000000000000000	
<u>+</u> 🔷 [1]	000000000000000000000000000000000000000	Pack Internal
i - ♦ [0]	000000000000000000000000000000000000000	Pack Internal

Instructions in instruction memory: orn R4, R2, R3 -> 00000000 01000011 00100000 00100101 orn R7, R5, R6 -> 00000000 10100110 00111000 00100101 Initial contents: R5 content = 01010101010101010101010101010101 _____ *Note = All the other registers are filled with zero.

mips_registers **+** 4 [31] Pack... Internal Pack... Internal **+** 🔷 [30] [29] Pack... Internal [28] Pack... Internal 🛊 🔷 [27] Pack... Internal [26] Pack... Internal **+** 🔷 [25] Pack... Internal 🛕 🔷 [24] Pack... Internal <u>+</u>- 🔷 [23] Pack... Internal 🕳 🔷 [22] Pack... Internal [21] Pack... Internal <u>+</u>-Pack... Internal 🛊 🔷 [19] Pack... Internal [18] Pack... Internal 🗐 🔷 [17] Pack... Internal [16] Pack... Internal [15] Pack... Internal 🕳 🔷 [14] Pack... Internal <u>+</u> 🔷 [13] Pack... Internal 🛨 🔷 [12] Pack... Internal [11] Pack... Internal **+** 4 [10] Pack... Internal 🛊 🔷 [9] Pack... Internal **ii**-**◆** [8] Pack... Internal Ħ 🔷 [7] Pack... Internal **∔**-◆ [6] Pack... Internal **+** 🔷 [5] Pack... Internal + 🔷 [4] Pack... Internal 🙀 🔷 [3] Pack... Internal [2] Pack... Internal **iii** 4 [1] Pack... Internal [0] Pack... Internal

```
Instructions in instruction memory:
subn R4, R2, R3 -> 00000000
          01000011
          00100000
          00100010
subn R7, R5, R6 -> 00000000
          10100110
          00111000
          00100010
-----
Initial contents:
R2 content = 000000000000000000000000000011001
-----
```

*Note = All the other registers are filled with zero.

	-	
mips_registers	000000000000000000000000000000000000000	
<u>+</u> 🔷 [31]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [30]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [29]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [28]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [27]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [26]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [25]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [24]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [23]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [22]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [21]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [20]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [19]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [18]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [17]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [16]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [15]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [14]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [13]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [12]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [11]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [10]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [9]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [8]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [7]	0000000000000000000000000000000011	Pack Internal
<u>+</u> 🔷 [6]	0000000000000000000000000000000000001	Pack Internal
<u>+</u> 🔷 [5]	0000000000000000000000000000000011	Pack Internal
<u>+</u> 🔷 [4]	000000000000000000000000000000000011	Pack Internal
<u>+</u> 🔷 [3]	000000000000000000000000000000000000000	Pack Internal
<u>+</u> 🔷 [2]	000000000000000000000000000000010111	Pack Internal
<u>+</u> 🔷 [1]	000000000000000000000000000000000000000	Pack Internal
÷ 🔷 [0]	000000000000000000000000000000000000000	Pack Internal

```
Instructions in instruction memory:
sw R4, 0(R0) -> 10101100
            00000100
            00000000
            00000000
sw R6, 4(R5) -> 10101100
            10100110
            00000000
            00000100
-----
Initial contents:
R4 content = 01010101010101010101010101010101
R6 content = 111111111111111110101010101010101
*Note = All the other registers are filled with zero.
*Note = All data memory block filled with zero.
```

.....

⊒- ♦ mips_data_mem	ory 00000000 0000000	0 00000000 00000000 00000000 00000000 000FixedInternal
<u>+</u> 🔷 [19]	00000000	Pack Internal
<u>+</u> 🔷 [18]	00000000	Pack Internal
<u>+</u> 🔷 [17]	00000000	Pack Internal
<u>+</u> 🔷 [16]	00000000	Pack Internal
<u>+</u> 🔷 [15]	00000000	Pack Internal
<u>+</u> 🔷 [14]	00000000	Pack Internal
<u>+</u> 🔷 [13]	00000000	Pack Internal
<u>+</u> 🔷 [12]	00000000	Pack Internal
<u>+</u> 🔷 [11]	01010101	Pack Internal
<u>+</u> 🔷 [10]	01010101	Pack Internal
<u>+</u> 🔷 [9]	11111111	Pack Internal
. ♦ [8]	11111111	Pack Internal
. . . . [7]	01010101	Pack Internal
<u>+</u> 🔷 [6]	01010101	Pack Internal
<u>+</u> 🔷 [5]	01010101	Pack Internal
. → [4]	01010101	Pack Internal
± -♦ [3]	00000000	Pack Internal
<u>+</u> 🔷 [2]	00000000	Pack Internal
<u>+</u> 🔷 [1]	00000000	Pack Internal
<u>+</u> -🔷 [0]	00000000	Pack Internal

```
*I assigned "101000" as a function field of XORN operation.
Instructions in instruction memory:
-----
xorn R4, R2, R3 -> 00000000
               01000011
               00100000
               00101000
xorn R7, R5, R6 -> 00000000
               10100110
               00111000
               00101000
Initial contents:
R2 content = 00000000000000011111111111111111
R5 content = 01010101010101010101010101010101
R6 content = 000000000000000000000000000001111
------
```

*Note = All the other registers are filled with zero.

```
mips_registers
 + 🔷 [31]
            Pack... Internal
 +-(30]
            Pack... Internal
 <u>+</u>-
            Pack... Internal
 🕳 🔷 [28]
            Pack... Internal
 <u>+</u> 🔷 [27]
            Pack... Internal
 1 (26)
                                           Pack... Internal
            🛨 🔷 [25]
            Pack... Internal
 <u>+</u> 🔷 [24]
            Pack... Internal
 🛨 🔷 [23]
            Pack... Internal
                                           Pack... Internal
 <u>+</u> 🔷 [22]
            [21]
                                           Pack... Internal
            <u>+</u> - (20]
            Pack... Internal
 [19]
                                           Pack... Internal
            +-
            Pack... Internal
 + 🔷 [17]
                                           Pack... Internal
            [16]
            Pack... Internal
 [15]
            Pack... Internal
            Pack... Internal
 🛨 🔷 [14]
 + 🔷 [13]
            Pack... Internal
 🛊 🔷 [12]
            Pack... Internal
 + 🔷 [11]
            Pack... Internal
 [10]
            Pack... Internal
 [9]
            Pack... Internal
 [8]
                                           Pack... Internal
            ii-◆ [7]
            00000000000000000000000000000011
                                           Pack... Internal
 [6]
                                           Pack... Internal
            0000000000000000000000000001111
 + 🔷 [5]
            010101010101010101010101010101010
                                           Pack... Internal
 [4]
                                           Pack... Internal
            ∔-◆ [3]
            111111111111110100000000000000000000
                                           Pack... Internal
 + 🔷 [2]
            1111111111111110101111111111111111111
                                           Pack... Internal
 🛨 🔷 [1]
            Pack... Internal
    [0]
            Pack... Internal
```

*Result:

According to tests that I made above, all requested instructions work fine.

*Important reminder:

For creating **jr** signal, I used official function field of jr as an opcode which is sent to CU. Therefore, I did not need to send function field to control unit.