Popular repositories Loading

1. Lab1-Counter Lab1-Counter Public

   Forked from EIE2-IAC-Labs/Lab1-Counter

   ICL RISC-V project

   C++

2. Lab2-SigGen Lab2-SigGen Public

   Forked from ZZZ02zk/Lab2-SigGen

   2nd Lab Instruction - Signal Generation and Capture

   C++

3. Lab3-FSM Lab3-FSM Public

   Forked from arnavxkohli/Lab3-FSM

   Lab 3 is all about designing finite state machines

   C++

4. Lab4-Reduced-RISC-V Lab4-Reduced-RISC-V Public

   Forked from shindelee/Lab4-Reduced-RISC-V

   SystemVerilog

5. nicoklaus16 nicoklaus16 Public

   Config files for my GitHub profile.

6. open-fpga-verilog-tutorial open-fpga-verilog-tutorial Public

   Forked from Obijuan/open-fpga-verilog-tutorial

   Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

   Verilog