

Politecnico di Torino Master degree in Electrical Engineering

Laboratory session n°2 Design and implementation of a digital arithmetic

Integrated system architecture

Authors: Tesser Andrea, Vianello Nicola, Codazzo Stefano

Abstract

The goal of this laboratory session is to deal with the synthesis of behavioral digital arithmetic units and to design a 32 bit multiplier using a modified booth encoding and a Dadda tree.

In order to focus mainly on these aspects, the synthesis tests are performed on an already designed open-source floating point multiplier*, which will be then modified substituting the behavioral unsigned multiplier with the one designed by us.

These tests consist in finding the maximum frequency and the area of the flattened design, first without forcing a specific implementation of the multiplier, and then forcing the compiler using a carry-save multiplier and a parallel-prefix multiplier. At this point, a register is added at the output of the multiplier in order to improve the pipeline and the *optimize-registers* command is issued first after a normal compilation, and then exploiting the Synopsys Design Compiler *ultra* mode.

^{*}fpuvhdl from opencores.org

Contents

1	Digital arithmetic and logic synthesis	1
2	Fine-grain Pipelining and optimization	4
3	MBE multiplier	6
A	VHDL listings	11
В	Testbench listings	35
\mathbf{C}	Synthesis script listings	40
D	Synthesis report listings	45

List of Figures

1.1	Floating point multiplier diagram
1.2	Testbench block diagram
1.3	Simulation of the given design
1.4	Simulation after adding a register for each input
2.1	Simulation after adding a register at the significand multiplier output
3.1	Dadda tree planning
3.1	Dadda tree planning
3.2	MBE multiplier simulation
3.3	Detail of the stage 6 during the simulation

List of Tables

1.1	Area reports forcing a CSA multiplier, a PPARCH multiplier, and without constraints.	3
1.2	Timing reports forcing a CSA multiplier, a PPARCH multiplier, and without constraints.	3
		_
2.1	Maximum frequency and area with and without optimizing the registers	5
2.2	Maximum frequency and area with and without using <i>compil_ultra</i> command	5
3.1	Modified Booth Encoding	6
3.2	Maximum number of lines for each stage and used resources	7

List of Listings

A.1	1 11 1 1 1 1	l1
A.2	$fpmul_pipeline_additional_reg.vhd \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	14
A.3	$fpmul_stage2_struct_MBE.vhd \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	18
A.4	mult32_MBE_dadda.vhd	20
A.5	pack_mult32_MBE_dadda.vhd	31
A.6	reg.vhd	33
B.1	tb_FPmult.v	35
B.2	clk_gen.vhd	35
B.3	data_maker.vhd	36
B.4	data_sink.vhd	37
B.5	fp_prod.hex	38
B.6		38
B.7	$tb_mult32_MBE_dadda.vhd \ \ldots \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	38
C.1	script_no_impl.rpt	10
C.2		10
C.3	script_PPARCH.rpt	11
C.4	1 0	11
C.5	script_additional_reg_ultra.tcl	12
C.6	script_MBE.tcl	13
C.7	script_MBE_additional_reg.rpt	13
D.1	resource_no_impl.rpt	15
D.2	area_no_impl.rpt	15
D.3	timing_no_impl.rpt	16
D.4	resource_CSA.rpt	17
D.5	1	18
D.6	timing_CSA.rpt	18
D.7	resource_PPARCH.rpt	50
D.8	area_PPARCH.rpt	50
D.9		51
D.10	area_additional_reg.rpt	52
D.11	$timing_additional_reg.rpt \dots \dots$	52
D.12	$are a_additional_reg_retiming.rpt \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	53
D.13	$timing_additional_reg_retiming.rpt $	54
D.14	$are a_additional_reg_ultra.rpt \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	55
D.15	$timing_additional_reg_ultra.rpt \\ \dots \\ $	55
	0 0 1	56
	0 01	57
D.18	area_MBE.rpt	58

Integrated	Systems	Architectur	-
Integrated	D A S (CITIS)	Architectur	C

D.19 timing_MBE.rpt	58
D.20 area_MBE_additional_reg.rpt	59
D.21 timing_MBE_additional_reg.rpt	30

 \mathbf{v}

CHAPTER 1

Digital arithmetic and logic synthesis

The first step consists in designing a suitable test to verify the correctness of the floating point multiplier, whose diagram is show in figure 1.1.

In order to do this the Verilog testbench of listing B.1 is used where the following four VHDL modules are recalled, connected as in figure 1.2:

- Data Maker: this component has the task to read the samples from a file and to provide one of these per clock cycle to both the inputs of the device under test. When there are no more data to send, it rise a flag called *END_SIM* which will be read from the Data Sink module;
- DUT: the device under test;
- Data Sink: this is needed to write all the results generated by the DUT in a file. When the
 END_SIM signal is raised by the Data Maker it stops the writing of the samples, in this way
 meaningless results are discharged;
- Clock Generator: it is responsible to generate the clock signal for all the above modules.

Once the testbanch is ready, a simulation is performed using Mentor ModelSim giving the input file of listing B.5, the floating point multiplier compute their square value and the generated file is compared with the expected results, shown in listing B.6. In figure 1.3 it is possible to see the computation of these values. Since the pipeline has a latency of four clock cycles, the first four outputs are unknown.

Once the design is correctly tested, a register is added for both the input operands as in listing A.1, in order to have all the inputs sequential and to avoid problem with the synthesis tool. Then the simulation is performed again with the same procedure described before, in order to verify that all still work correctly. As can be seen in figure 1.4, the only difference between the previous simulation is about the latency that, as expected, is increased by one clock cycles due to the presence of the additional registers on the inputs.

At this point the design is ready to proceeds with the synthesis test. The significands multiplier present on the second stage is simply described by means of the "*" operator, in this way Synopsys Design Compiler is free to implement the structure as it sees fit according to the given constraints, using the possible implementation available in Design Ware library. It is possible to force Design Compiler using a specific architecture using the command set_implementation. On this basis, three synthesis are performed to test different structures of the multiplier:

- First synthesis: no constraint on the type of multiplier (script of listing C.1);
- Second synthesis: CSA multiplier (script of listing C.2);




Figure 1.1: Floating point multiplier diagram.




Figure 1.2: Testbench block diagram.



Figure 1.3: Simulation of the given design.



Figure 1.4: Simulation after adding a register for each input.

• Third synthesis: PPARCH multiplier (script of listing C.3).

The results obtained from the three synthesis are summarized in tables 1.1 and 1.2. For all the structures the maximum frequency and the corresponding area are found setting first a timing constraint of 0 ns, then repeating the synthesis with the slack found in the previous step (with positive sign), at this point if the constraint is met the maximum frequency is found, otherwise another synthesis is performed adding the new slack (with positive sign) to the previous timing constraint, and so on until the constraint turns out to be met. From these data it is possible to see that the CSA multiplier has the worst result in terms of both area and maximum frequency. Furthermore, when Design Compiler has no constraints on the type of structure, it uses the PPARCH implementation. In listings D.1, D.4, D.7 are reported for every synthesis the implementation of all the arithmetic blocks present in the design.

T14-4:	Comb area	BufInv area	Non-comb area	Total cell area
Implementation	$[\mu \mathrm{m}^2]$	$[\mu m^2]$	$[\mu m^2]$	$[\mu \mathrm{m}^2]$
Any	2861.9	232.2	1137.2	3999
CSA	3710.9	153.2	1140.4	4851.3
PPARCH	2849.9	223.7	1137.2	3987

Table 1.1: Area reports forcing a CSA multiplier, a PPARCH multiplier, and without constraints.

Implementation	Clock Period [ns]	Max Frequency [MHz]
Any	1.50	667
CSA	4.13	242
PPARCH	1.50	667

Table 1.2: Timing reports forcing a CSA multiplier, a PPARCH multiplier, and without constraints.

CHAPTER 2

Fine-grain Pipelining and optimization

The next test is about retiming: the internal structure of the design is modified adding one register at the output of the significand multiplier letting Design Compiler move it in the best position. Clearly, all the needed registers to ensure the correct timing of the stage 2 are added in the other paths, the final VHDL is reported in listing A.2.

Again, the ModelSim simulation is performed: as it can be seen in figure 2.1 all still work properly and as expected the latency is increased of one clock cycle.

Once the design is tested, some synthesis are performed in order to find the maximum frequency and the corresponding area as explained in the previous chapter, but now issuing the *optimize_registers* command after the synthesis. The used script is the one of listing C.4, which also save the timing and area reports both before and after the retiming. In table 2.1 it is possible to see a summary of these reports, the maximum frequency after the registers optimization becomes more than twice that we had before, at the cost of a bigger area.

At this point the retiming is tested again but replacing the normal *compile* command with *compile_ultra*. This enable some extra feature of Design Compiler, which increasing the computational time can reach a better results in therm of area and maximum frequency. The synthesis script is in listing C.5, while in table 2.2 is reported a comparison between the two commands: the maximum frequency becomes slightly higher and the area decreases.

The final step consists to design a 32 bit unsigned multiplier using a Modified Booth Encoding and a Dadda tree, and to use it as significand multiplier in the second stage, in place of the previous behavioral operator. The designing is described in the following chapter, so here only the synthesis results and a comparison with the previous implementations are reported. With this component two synthesis are performed: one without the added register at the output of the multiplier, and one with this register and retiming. In this way it is possible to make a comparison between both the result of these two chapter. The used scripts are respectively in listing C.6 and C.7. In the first case the obtained maximum frequency is equal to 667 MHz and the area is equal to 5115 µm², so it is always worse than the Design Wares implementations. In the second case the reports are: 1.69 GHz




Figure 2.1: Simulation after adding a register at the significand multiplier output.

and $7371\,\mu\text{m}^2$, therefore, even with the additional register, the provided arithmetic units library is favorable.

Registers	Max frequency	Area $[\mu m^2]$
Not optimized	$769\mathrm{MHz}$	4300
Optimized	$1.67\mathrm{GHz}$	5406

Table 2.1: Maximum frequency and area with and without optimizing the registers.

Command	Max frequency [GHz]	$Area [\mu m^2]$
compile	1.67	5406
$compile_ultra$	1.69	5246

Table 2.2: Maximum frequency and area with and without using *compil-ultra* command.

CHAPTER 3

MBE multiplier

As already mentioned, the designed 32 bit unsigned multiplier is based on a Dadda tree and a Modified Booth Encoding. This encoding uses a radix-4 approach, this means that calling A the multiplicand and B the multiplier, each partial product is generated taking three bits of B, so that the bits taken to compute the next partial product start from the last bit used to compute the previous partial product. In order to allow this type of encoding B is extended on 35 bits, adding a '0' in the positions -1, 33, 34. In this way seventeen partial products are generated according to the table 3.1, each of them has 33 bits because the multiplication by two corresponds to a left shift of one position.

Since the partial products can be negative and to compute the two's complement is necessary to negate all the bits and to add 1, in the partial products generation phase only the negation is performed and the information about the sign is propagated to the Dadda tree, which will add or not some 1s in the correct positions (this depend on the weight of the partial product) exploiting the tree itself. In figure 3.1a the partial products, their sign, their weight, and the bits of B used to compute them are represented.

In the Dadda tree some half-adders and full-adders are used to reduce the sum of the all partial products in a sum of only two numbers, using an "as late as possible" approach. In order to exploit this type of policy without increasing the depth of the tree, it is divided in stages and every stage has a maximum amount of lines that it is able to carry. Since every stage can compress three lines into two, starting from the stage 0 that is the one with two lines, we can compute that the stage 6 must have nineteen lines at most (see table 3.2). This depth is sufficient for our tree, that as already mentioned, has to sum seventeen partial products and so seventeen lines. In figure 3.1b, how the partial products compose the stage 6 is shown. Note that the bits of this stage and their relative weights are the same of figure 3.1a, but they are moved as upward as possible in order to fill as much as possible the

$B_{2i+1}B_{2i}B_{2i-1}$	Partial product i	
000	0	
001	+A	
010	+A	
011	+2A	
100	-2A	
101	-A	
110	-A	
111	0	

Table 3.1: Modified Booth Encoding.


Stage	Lines	FAs	HAs
6	19	40	21
5	13	104	12
4	9	120	9
3	6	100	6
2	4	56	3
1	3	60	2
0	2	63	1
Tot	al:	543	54

Table 3.2: Maximum number of lines for each stage and used resources.


first lines. The figures from 3.1c to 3.1i are a representation of every stage in dot notation, for each figure you can see the weight of all the bits and the belonging line. The chains of FAs and HAs are highlighted using the same background color, and in the next stage the dots are depicted using the same background color of the chain from which they are originated. A black dot means that it has crossed the previous stage without any computation. In this way the connections between the inputs of a FAs (or a HAs) and a stage, and the connections between the outputs of the same FAs (or HAs) and the following stage, are immediately clear.

Once only two lines are present at the stage 0, a simple behavioral two-inputs adder is used to compute the final result of the multiplication. In this way a value of 65 bits is obtained, but the last bit represents only a carry due to the signs of the partial products (remember that they can be either positive or negative), and so it has to be discharged.


Finally, a brief simulation is performed using the testbench of listing B.7. In figure 3.2 you can see the waveforms relative to the computing of some multiplications with critical values. In figure 3.3 it is possible to see in detail the waveforms of the stage 6, the pyramidal form is the same provided by figure 3.1c.



(a) Partial products and signs generation and relative weight.



(b) How the partial products and their sign compose the stage 6.






Figure 3.1: Dadda tree planning.




Figure 3.1: Dadda tree planning.




Figure 3.2: MBE multiplier simulation.




Figure 3.3: Detail of the stage 6 during the simulation.

APPENDIX A

VHDL listings

```
Listing A.1: fpmul_pipeline_reg_in.vhd
-- VHDL Entity HAVOC.FPmul.symbol
-- Created by
-- Guillermo Marcus, gmarcus@ieee.org
-- using Mentor Graphics FPGA Advantage tools.
-- Visit "http://fpga.mty.itesm.mx" for more info.
-- 2003-2004. V1.0
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
ENTITY FPmul IS
   PORT(
     - Declarations
END FPmul ;
-- VHDL Architecture HAVOC.FPmul.pipeline
-- Guillermo Marcus, gmarcus@ieee.org
-- using Mentor Graphics FPGA Advantage tools.
-- Visit "http://fpga.mty.itesm.mx" for more info.
-- Copyright 2003-2004. V1.0
ARCHITECTURE pipeline OF FPmul IS
   -- Architecture declarations
   -- Internal signal declarations
   signal A_reg : std_logic_vector(31 DOWNTO 0);
signal B_reg : std_logic_vector(31 DOWNTO 0);
   SIGNAL A_EXP
SIGNAL A_SIG
                         : std_logic_vector(7 DOWNTO 0);
: std_logic_vector(31 DOWNTO 0);
   SIGNAL B_EXP
                          : std_logic_vector(7 DOWNTO 0);
```

```
SIGNAL B_SIG
                            : std_logic_vector(31 DOWNTO 0);
                    : std_logic_vector(7 DOWNTO 0);
: std_logic;
SIGNAL EXP in
SIGNAL EXP_neg
SIGNAL EXP_neg_stage2 : std_logic;
SIGNAL EXP_out_round : std_logic_vector(7 DOWNTO 0);
SIGNAL EXP_pos : std_logic;
SIGNAL EXP_pos_stage2 : std_logic;
SIGNAL SIGN_out : std_logic;
SIGNAL SIGN_out_stage1 : std_logic;
SIGNAL SIGN_out_stage2 : std_logic;
SIGNAL SIG_in : std_logic_vector(27 DOWNTO 0);
SIGNAL SIG_out_round : std_logic_vector(27 DOWNTO 0);
SIGNAL isINF_stage1 : std_logic;
SIGNAL isINF_tab : std_logic;
SIGNAL isINF_tab : std_logic;
SIGNAL isINF_tab
SIGNAL isNaN : std_logic;
SIGNAL isNaN_stage1 : std_logic;
SIGNAL isNaN_stage2 : std_logic;
SIGNAL isZ_tab : std_logic;
SIGNAL isZ_tab_stage1 : std_logic;
SIGNAL isZ_tab_stage2 : std_logic;
-- Component Declarations
COMPONENT reg is
                                                                            -- number of bits
 Generic (N: positive:= 1 );
 Port( D : In std_logic_vector(N-1 downto 0);
Q : Out std_logic_vector(N-1 downto 0);
                                                                           -- data input
-- data output
           CLK
                  : In std_logic
                                                                            -- clock signal
 end COMPONENT reg;
COMPONENT FPmul_stage1
PORT (
                  : IN
                               std_logic_vector (31 DOWNTO 0);
   FP A
              std_logic_vector (31 DOWNTO 0)

: IN std_logic_vector (31 DOWNTO 0);

: IN std_logic;

: OUT std_logic_vector (7 DOWNTO 0);

: OUT std_logic_vector (31 DOWNTO 0);

: OUT std_logic_vector (7 DOWNTO 0);

: OUT std_logic_vector (7 DOWNTO 0);

: OUT std_logic_vector (31 DOWNTO 0);
   FP B
                               std_logic_vector (31 DOWNTO 0);
   clk
   A_EXP
    A_SIG
                                   std_logic_vector (31 DOWNTO 0);
   B_EXP
   B_SIG
                       : OUT
                                  std_logic_vector (31 DOWNTO 0);
   std_logic ;
   isINF_stage1 : OUT
isNaN_stage1 : OUT
                                   std_logic ;
   isZ_tab_stage1 : OUT
                                std_logic
END COMPONENT;
COMPONENT FPmul_stage2
PORT (
   A_EXP
                                   std_logic_vector (7 DOWNTO 0);
                       : IN
                                   std_logic_vector (31 DOWNTO 0);
   A SIG
                       : IN
            : IN
: IN
                                   std_logic_vector (7 DOWNTO 0);
   B FXP
                                   std_logic_vector (31 DOWNTO 0);
   B_SIG
                                std_logic ;
    SIGN_out_stage1 : IN
                      : IN
    clk
                                   std_logic
   isINF_stage1 : IN
isNaN_stage1 : IN
                                 std_logic ;
                                  std_logic ;
                                 std_logic ;
   isZ_tab_stage1 : IN
                       : OUT
   EXP in
                                  std_logic_vector (7 DOWNTO 0);
   EXP_neg_stage2 : OUT
                                   std_logic ;
   EXP_pos_stage2 : OUT
                                std_logic ;
    SIGN_out_stage2 : OUT
                                   std_logic ;
   SIG_in : OUT std_logic_v
isINF_stage2 : OUT std_logic ;
isNaN_stage2 : OUT std_logic ;
                                std_logic_vector (27 DOWNTO 0);
   isZ_tab_stage2 : OUT
                                  std_logic
END COMPONENT:
COMPONENT FPmul_stage3
PORT (
             : IN
   EXP_in
                                   std_logic_vector (7 DOWNTO 0);
   EXP_neg_stage2 : IN
                                  std_logic ;
```

```
EXP_pos_stage2 : IN
                              std_logic ;
   SIGN_out_stage2 : IN
                              std_logic ;
   SIG_in
            : IN
: IN
                              std_logic_vector (27 DOWNTO 0);
   clk
                            std_logic ;
   isINF_stage2
                    : IN
                              std_logic
   isNaN_stage2 : IN
                           std_logic ;
   isZ_tab_stage2 : IN
                             std_logic ;
  EXP_pos : OUT std_logic;
EXP_pos : OUT std_logic;
EXP_pos : OUT std_logic;
SIGN_out : OUT std_logic;
                             std_logic_vector (7 DOWNTO 0);
                           std_logic ;
                    : OUT
   SIGN_out
   SIG_out_round : OUT
                             std_logic_vector (27 DOWNTO 0);
   isINF_tab : OUT
isNaN : OUT
isZ_tab : OUT
                           std_logic ;
                              std_logic ;
                             std_logic
END COMPONENT;
COMPONENT FPmul_stage4
PORT (
  EXP_neg : IN
                            std_logic ;
   EXP_out_round : IN
                            std_logic_vector (7 DOWNTO 0);
  EXP_pos : IN
                            std_logic ;
   SIGN_out
                  : IN
                            std_logic ;
   SIG_out_round : IN
                           std_logic_vector (27 DOWNTO 0);
  clk : IN
isINF_tab : IN
isNaN : IN
isZ_tab : IN
FP_Z : OUT
                            std_logic ;
                            std_logic ;
                            std_logic
                            std_logic ;
                            std_logic_vector (31 DOWNTO 0)
END COMPONENT;
-- Instance port mappings.
-- internal register used for the inputs
register_A: reg
 Generic map(N=>32 )
Port map( D => FP_A,
 Q => A_reg,
             CLK => clk);
register_B: reg
 Generic map(N=>32 )
Port map( D => FP_B,
 Q => B_reg,
              CLK => clk);
I1 : FPmul_stage1
   PORT MAP (
                       => A_reg,
     FP A
                    => B_reg,
=> clk,
      FP B
      clk
      A_EXP
                    => A_EXP,
      A_SIG
                       => A_SIG,
                     => B_EXP,
      B_EXP
      B_SIG
                       => B_SIG,
      SIGN_out_stage1 => SIGN_out_stage1,
      isINF_stage1 => isINF_stage1,
isNaN_stage1 => isNaN_stage1,
                       => isNaN_stage1,
      isZ_tab_stage1 => isZ_tab_stage1
I2 : FPmul_stage2
   PORT MAP (
     A_EXP
                       => A_EXP,
      A_SIG
                       => A_SIG,
                       => B_EXP,
      B EXP
      B_SIG
                       => B_SIG,
      SIGN_out_stage1 => SIGN_out_stage1,
      clk => clk,
isINF_stage1 => isINF_stage1,
      isNaN_stage1
                       => isNaN_stage1,
```

```
isZ_tab_stage1 => isZ_tab_stage1,
          EXP_in => EXP_in,
EXP_neg_stage2 => EXP_neg_stage2,
          EXP_pos_stage2 => EXP_pos_stage2,
          SIGN_out_stage2 => SIGN_out_stage2,
          SIG_in => SIG_in,
isINF_stage2 => isINF_stage2,
isNaN_stage2 => isNaN_stage2,
          isZ_tab_stage2 => isZ_tab_stage2
   );
I3 : FPmul_stage3
      PORT MAP (
          EXP_in
                           => EXP_in,
          EXP_neg_stage2 => EXP_neg_stage2,
EXP_pos_stage2 => EXP_pos_stage2,
          SIGN_out_stage2 => SIGN_out_stage2,
          SIG_in => SIG_in,
                           => clk,
          clk
          isINF_stage2 => isINF_stage2,
          isNaN_stage2 => isNaN_stage2,
isZ_tab_stage2 => isZ_tab_stage2,
          EXP_neg
                           => EXP_neg,
          EXP_out_round
                           => EXP_out_round,
          EXP_pos
                           => EXP_pos,
          SIGN_out
                            => SIGN_out,
          SIG_out_round => SIG_out_round,
          isINF_tab => isINF_tab,
                           => isNaN,
          isNaN
          isZ_tab
                           => isZ_tab
      );
   I4 : FPmul_stage4
      PORT MAP (
          EXP_neg
                         => EXP_neg,
          EXP_out_round => EXP_out_round,
                     => EXP_pos,
=> SIGN_out,
          EXP_pos
          SIGN_out
          SIG_out_round => SIG_out_round,
                     => clk,
          clk
          isINF_tab
                         => isINF_tab,
          isNaN => isNaN,
isZ_tab => isZ_tab,
FP_Z => FP_Z
      );
END pipeline;
```

Listing A.2: fpmul_pipeline_additional_reg.vhd

```
-- VHDL Entity HAVOC.FPmul.symbol
-- Guillermo Marcus, gmarcus@ieee.org
-- using Mentor Graphics FPGA Advantage tools.
-- Visit "http://fpga.mty.itesm.mx" for more info.
-- 2003-2004. V1.0
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
ENTITY FPmul IS
   PORT(
      FP_A : IN
                     std_logic_vector (31 DOWNTO 0);
      FP_B : IN
                     std_logic_vector (31 DOWNTO 0);
      clk : IN
                     std_logic;
      FP_Z : OUT
                     std_logic_vector (31 DOWNTO 0));
```

```
- Declarations
END FPmul :
-- VHDL Architecture HAVOC.FPmul.pipeline
-- Created by
-- Guillermo Marcus, gmarcus@ieee.org
-- using Mentor Graphics FPGA Advantage tools.
-- Visit "http://fpga.mty.itesm.mx" for more info.
-- Copyright 2003-2004. V1.0
ARCHITECTURE pipeline OF FPmul IS
    -- Architecture declarations
    -- Internal signal declarations
    signal A_reg
                                  : std_logic_vector(31 DOWNTO 0);
    signal B_reg
                                 : std_logic_vector(31 DOWNTO 0);
   SIGNAL A_EXP
                              : std_logic_vector(7 DOWNTO 0);
                             : std_logic_vector(31 DOWNTO 0);
: std_logic_vector(7 DOWNTO 0);
   SIGNAL A_SIG
   SIGNAL B_EXP
   SIGNAL B_SIG
                              : std_logic_vector(31 DOWNTO 0);
   SIGNAL EXP_neg
SIGNAL EXP_neg
   SIGNAL EXP_in : std_logic_vector(7 DOWNTO 0);
SIGNAL EXP_neg : std_logic;
SIGNAL EXP_neg_stage2 : std_logic;
SIGNAL EXP_out_round : std_logic_vector(7 DOWNTO 0);
SIGNAL EXP_neg : std_logic_vector(7 DOWNTO 0);
   SIGNAL EXP_pos
                               : std_logic;
   SIGNAL EXP_pos_stage2 : std_logic;
   SIGNAL SIGN_out
                              : std_logic;
   SIGNAL SIGN_out_stage1 : std_logic;
   SIGNAL SIGN_out_stage2 : std_logic;
   SIGNAL SIG_in
                               : std_logic_vector(27 DOWNTO 0);
   SIGNAL SIG_out_round : std_logic_vector(27 DOWNTO 0);
SIGNAL isINF_stage1 : std_logic;
SIGNAL isINF_stage2 : std_logic;
   SIGNAL isINF_tab : std_logic;
SIGNAL isNaN : std_logic;
   SIGNAL isNaN_stage1 : std_logic;
SIGNAL isNaN_stage2 : std_logic;
   SIGNAL isZ_tab
                              : std_logic;
   SIGNAL isZ_tab_stage1 : std_logic;
   SIGNAL isZ_tab_stage2 : std_logic;
    -- added by ISA25:
   SIGNAL EXP_in_reg
                              : std_logic_vector(7 DOWNTO 0);
   {\tt SIGNAL~EXP\_neg\_stage2\_reg}~:~ {\tt std\_logic};
   SIGNAL EXP_pos_stage2_reg : std_logic;
   SIGNAL SIGN_out_stage2_reg : std_logic;
   SIGNAL SIG_in_reg : std_logic_vector(27 DOWNTO 0);
SIGNAL isINF_stage2_reg : std_logic;
SIGNAL isNaN_stage2_reg : std_logic;
   SIGNAL isZ_tab_stage2_reg : std_logic;
   -- Component Declarations
   COMPONENT reg {\bf is}
                                                                               -- number of bits
    Generic (N: positive:= 1 );
    Port( D : In std_logic_vector(N-1 downto 0);
Q : Out std_logic_vector(N-1 downto 0);
                                                                              -- data input
-- data output
                                                                               -- clock signal
                        : In
                                 std_logic
              CLK
    end COMPONENT reg;
   COMPONENT FPmul_stage1
   PORT (
       FP_A
                                   std_logic_vector (31 DOWNTO 0);
                           : IN
```

```
: IN
                                std_logic_vector (31 DOWNTO 0);
                 : IN
: OUT
      c1k
                                std_logic ;
      A EXP
                                std_logic_vector (7 DOWNTO 0);
      A_SIG
                     : OUT
                                std_logic_vector (31 DOWNTO 0);
               : OUT
: OUT
      B_EXP
                                std_logic_vector (7 DOWNTO 0);
      B_SIG
                             std_logic_vector (31 DOWNTO 0);
      SIGN_out_stage1 : OUT
                                std_logic ;
      isINF_stage1 : OUT
isNaN_stage1 : OUT
                               std_logic ;
                                std_logic ;
      isZ_tab_stage1 : OUT
                               std_logic
   END COMPONENT:
   COMPONENT FPmul_stage2
   PORT (
      A_EXP
                              std_logic_vector (7 DOWNTO 0);
             : IN
: IN
      A_SIG
                                std_logic_vector (31 DOWNTO 0);
                             std_logic_vector (7 DOWNTO 0);
      B_EXP
      B_SIG
                               std_logic_vector (31 DOWNTO 0);
                              std_logic ;
      SIGN_out_stage1 : IN
      clk : IN isINF_stage1 : IN isNaN_stage1 : IN
                              std_logic
                                std_logic
                             std_logic
      isZ_tab_stage1 : IN
                                std_logic ;
                     : OUT std_logic_vector (7 DOWNTO 0);
      EXP_in
      EXP_neg_stage2 : OUT
EXP_pos_stage2 : OUT
                             std_logic ;
std_logic ;
      SIGN_out_stage2 : OUT
                               std_logic ;
      SIG_in : OUT isINF_stage2 : OUT isNaN_stage2 : OUT
                                std_logic_vector (27 DOWNTO 0);
                               std_logic ;
                                std_logic ;
      isZ_tab_stage2 : OUT std_logic
   END COMPONENT;
   COMPONENT FPmul_stage3
   PORT (
     EXP_in
                      : IN
                                std_logic_vector (7 DOWNTO 0);
      EXP_neg_stage2 : IN
                                std_logic ;
      EXP_pos_stage2 : IN
                             std_logic ;
      SIGN_out_stage2 : IN
                                std_logic ;
                              std_logic_vector (27 DOWNTO 0);
      SIG_in : IN
      clk
                      : IN
                                std_logic ;
     isINF_stage2 : IN
isNaN_stage2 : IN
isZ_tab_stage2 : IN
                               std_logic ;
                             std_logic ;
                                std_logic
      EXP_neg : OUT EXP_out_round : OUT
                               std_logic ;
                                std_logic_vector (7 DOWNTO 0);
      EXP_pos : OUT std_logic ;
      SIGN_out
                      : OUT
                                std_logic ;
      SIG_out_round : OUT
                               std_logic_vector (27 DOWNTO 0);
      isINF_tab : OUT
isNaN : OUT
                               std_logic ;
                                std_logic ;
                 : OUT
      isZ_tab
                                std_logic
   END COMPONENT;
   COMPONENT FPmul_stage4
   PORT (
               : IN
      EXP_neg
                              std_logic ;
      EXP_out_round : IN
                              std_logic_vector (7 DOWNTO 0);
     EXP_pos : IN
SIGN_out : IN
                              std_logic ;
                              std_logic ;
      SIG_out_round : IN
                              std_logic_vector (27 DOWNTO 0);
      clk : IN isINF_tab : IN
                              std_logic ;
                              std_logic ;
      isNaN : IN
isZ_tab : IN
FP_Z : OUT
                              std_logic
                              std_logic ;
     FP Z
                              std_logic_vector (31 DOWNTO 0)
   END COMPONENT;
BEGIN
   -- Instance port mappings.
```

```
-- internal register used for the inputs
 register_A: reg
 Generic map(N=>32 )
Port map( D => FP_A,
 Q => A_reg,
             CLK => clk);
 register_B: reg
 Generic map(N=>32)
Port map( D => FP_B, Q => B_reg,
             CLK => clk);
 -- registers at the output of the Significand Multiplier on stage 2
register_EXP_in: reg
 Generic map(N=>8)
 Port map( D => EXP_in,
Q => EXP_in_reg,
             CLK => clk);
 register_EXP_neg_stage2: reg
 Generic map(N=>1)
Port map( D(0) => EXP_neg_stage2,
Q(0) => EXP_neg_stage2_reg,
              CLK => clk);
 register_EXP_pos_stage2: reg
 Generic map(N=>1)
Port map( D(0) => EXP_pos_stage2,
 Q(0) => EXP_pos_stage2_reg,
              CLK => clk);
 register_SIGN_out_stage2 : reg
 Generic map(N=>1)
Port map( D(0) => SIGN_out_stage2,
 Q(0) => SIGN_out_stage2_reg,
              CLK => clk);
 register_SIG_in : reg
 Generic map(N=>28 )
Port map( D => SIG_in,
Q => SIG_in_reg,
             CLK => clk);
 register_isINF_stage2 : reg
 Generic map(N=>1)
Port map( D(0) => isINF_stage2,
 Q(0) => isINF_stage2_reg,
             CLK => clk);
register_isNaN_stage2 : reg
 Generic map(N=>1 )
Port map( D(0) => isNaN_stage2,
Q(0) => isNaN_stage2_reg,
             CLK => clk);
 register_isZ_tab_stage2 : reg
 Generic map(N=>1 )
Port map( D(0) => isZ_tab_stage2,
Q(0) => isZ_tab_stage2_reg,
              CLK => clk);
I1 : FPmul_stage1
   PORT MAP (
      FP A
                        => A_reg,
                       => B_reg,
      FP_B
      clk
                       => clk,
      A_EXP
                       => A_EXP,
      A_SIG
                       => A_SIG,
      B_EXP
                       => B_EXP,
                       => B_SIG,
      B_SIG
      SIGN_out_stage1 => SIGN_out_stage1,
      isINF_stage1 => isINF_stage1,
                       => isNaN_stage1,
      isNaN_stage1
      isZ_tab_stage1 => isZ_tab_stage1
I2 : FPmul_stage2
   PORT MAP (
```

```
A_EXP
                           => A_EXP,
          A SIG
                           => A_SIG,
                          => B_EXP,
          B EXP
          B_SIG
                           => B_SIG,
          SIGN_out_stage1 => SIGN_out_stage1,
          isINF_stage1 => io***
                           => isINF_stage1,
          isNaN_stage1 => isNaN_stage1,
          isZ_tab_stage1 => isZ_tab_stage1,
                           => EXP_in,
          EXP in
         EXP_neg_stage2 => EXP_neg_stage2,
EXP_pos_stage2 => EXP_pos_stage2,
          SIGN_out_stage2 => SIGN_out_stage2,
          SIG_in
                          => SIG_in,
          isINF_stage2 => isINF_stage2,
isNaN_stage2 => isNaN_stage2,
          isZ_tab_stage2 => isZ_tab_stage2
      );
   I3 : FPmul_stage3
      PORT MAP (
          EXP_in
                           => EXP_in_reg,
         EXP_neg_stage2 => EXP_neg_stage2_reg,
EXP_pos_stage2 => EXP_pos_stage2_reg,
          SIGN_out_stage2 => SIGN_out_stage2_reg,
                    => SIG_in_reg,
          SIG_in
                           => clk,
          clk
         isINF_stage2 => isINF_stage2_reg,
isNaN_stage2 => isNaN_stage2_reg,
          isZ_tab_stage2 => isZ_tab_stage2\_reg,
          EXP_neg
                           => EXP_neg,
          EXP_out_round => EXP_out_round,
          EXP_pos
                           => EXP_pos,
          SIGN_out
                           => SIGN_out,
                           => SIG_out_round,
          SIG_out_round
         isINF_tab
                           => isINF_tab,
                           => isNaN,
=> isZ_tab
          isNaN
          isZ\_tab
      );
   I4 : FPmul_stage4
      PORT MAP (
          EXP_neg
                         => EXP_neg,
          EXP_out_round => EXP_out_round,
         EXP_pos => EXP_pos,
SIGN_out => SIGN_out,
          SIG_out_round => SIG_out_round,
                     => clk,
          clk
          isINF_tab
                         => isINF_tab,
                  => isNaN,
=> isZ_tab,
          isNaN
          isZ_tab
                        => FP_Z
          FP_Z
      );
END pipeline;
```

Listing A.3: fpmul_stage2_struct_MBE.vhd -- VHDL Entity HAVOC.FPmul_stage2.interface -- Created by -- Guillermo Marcus, gmarcus@ieee.org -- using Mentor Graphics FPGA Advantage tools. -- Visit "http://fpga.mty.itesm.mx" for more info. -- 2003-2004. V1.0 -- LIBRARY ieee; USE ieee.std_logic_1164.all;

```
USE ieee.std_logic_arith.all;
use work.pack_mult32_MBE_dadda.all;
ENTITY FPmul_stage2 IS
   PORT(
                               std_logic_vector (7 DOWNTO 0);
std_logic_vector (31 DOWNTO 0)
std_logic_vector (7 DOWNTO 0);
      A_EXP
                        : IN
               : IN
: IN
      A_SIG
                                   std_logic_vector (31 DOWNTO 0);
      B_EXP
      B_SIG
                                 std_logic_vector (31 DOWNTO 0);
std_logic;
      SIGN_out_stage1 : IN
      c1k : IN
isINF_stage1 : IN
isNaN_stage1 : IN
isZ_tab_stage1
                                 std_logic;
std_logic;
                                std_logic;
std_logic;
      isZ_tab_stage1 : IN
                       : OUT std_logic_vector (7 DOWNTO 0);
: OUT std_logic;
      EXP_in
      SIG_in : OUT std_logic;
stMaN_stage2 : OUT std_logic;
isZ_tab_stage2 : OUT std_logic;
      EXP_neg_stage2 : OUT
-- Declarations
END FPmul stage2 :
-- VHDL Architecture HAVOC.FPmul_stage2.struct
-- Created by
-- Guillermo Marcus, gmarcus@ieee.org
-- using Mentor Graphics FPGA Advantage tools.
-- Visit "http://fpga.mty.itesm.mx" for more info.
-- Copyright 2003-2004. V1.0
ARCHITECTURE struct OF FPmul_stage2 IS
   -- Architecture declarations
   -- Internal signal declarations
   SIGNAL EXP_in_int : std_logic_vector(7 DOWNTO 0);
   SIGNAL EXP_neg_int : std_logic;
   SIGNAL EXP_pos_int : std_logic;
   SIGNAL SIG_in_int : std_logic_vector(27 DOWNTO 0);
   SIGNAL dout : std_logic;
SIGNAL dout1 : std_logic_vector(7 DOWNTO 0);
SIGNAL prod : std_logic_vector(63 DOWNTO 0);
COMPONENT mult32_MBE_dadda is
    port(
       a, b: in std_logic_vector(N-1 downto 0);
        x: out std_logic_vector(2*N-1 downto 0)
end COMPONENT mult32_MBE_dadda;
BEGIN
   -- Architecture concurrent statements
   -- HDL Embedded Text Block 1 sig
   SIG_in_int <= prod(47 DOWNTO 20);
   -- HDL Embedded Text Block 2 inv
   -- eb5 5
   EXP_in_int <= (NOT dout1(7)) & dout1(6 DOWNTO 0);</pre>
   -- HDL Embedded Text Block 3 latch
```

```
PROCESS(clk)
       BEGIN
              IF RISING_EDGE(clk) THEN
                       EXP_in <= EXP_in_int;</pre>
                       SIG_in <= SIG_in_int;
                       EXP_pos_stage2 <= EXP_pos_int;</pre>
                       EXP_neg_stage2 <= EXP_neg_int;</pre>
               END IF;
       END PROCESS;
       -- HDL Embedded Text Block 4 latch2
        -- latch2 4
       PROCESS(clk)
       BEGIN
               IF RISING_EDGE(clk) THEN
                       isINF_stage2 <= isINF_stage1;</pre>
                       isNaN_stage2 <= isNaN_stage1;</pre>
                       isZ_tab_stage2 <= isZ_tab_stage1;</pre>
                       SIGN_out_stage2 <= SIGN_out_stage1;</pre>
               END IF:
       END PROCESS;
       -- HDL Embedded Text Block 5 eb1
        -- exp_pos 5
       EXP_pos_int <= A_EXP(7) AND B_EXP(7);</pre>
           EXP_neg_int <= NOT(A_EXP(7) OR B_EXP(7));</pre>
       EXP_{neg_int} \leftarrow '1' WHEN ( (A_EXP(7)='0' AND NOT (A_EXP=X"7F")) AND (B_EXP(7)='0' AND NOT (A_EXP(7)='0' AND AND (A_EXP(7)='0' AN

→ B_EXP=X"7F")) ) ELSE '0';

         -- ModuleWare code(v1.1) for instance 'I4' of 'add'
       I4combo: PROCESS (A_EXP, B_EXP, dout)
       VARIABLE mw_I4t0 : std_logic_vector(8 DOWNTO 0);
VARIABLE mw_I4t1 : std_logic_vector(8 DOWNTO 0);
       VARIABLE mw_I4sum : unsigned(8 DOWNTO 0);
       VARIABLE mw_I4carry : std_logic;
       BEGIN
               mw_14t0 := 0.0, & A_EXP;
              mw_I4t1 := '0' & B_EXP;
               mw_I4carry := dout;
              mw_I4sum := unsigned(mw_I4t0) + unsigned(mw_I4t1) + mw_I4carry;
              dout1 <= conv_std_logic_vector(mw_I4sum(7 DOWNTO 0),8);</pre>
       END PROCESS I4combo;
        -- Instance of the MBE multiplier with adder plane based on DADDA-tree
       MBE_mult32: mult32_MBE_dadda
         port map(
                  a => A_SIG,
                   b => B_SIG,
                   x => prod );
        -- ModuleWare code(v1.1) for instance 'I6' of 'vdd'
       dout <= '1';
END struct;
```

Listing A.4: mult32_MBE_dadda.vhd

```
library ieee;
library work;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.pack_mult32_MBE_dadda.all;

entity mult32_MBE_dadda is
    port(
        a, b: in std_logic_vector(N-1 downto 0);
```

```
x: out std_logic_vector(2*N-1 downto 0)
   ):
end entity mult32_MBE_dadda;
architecture behavioral of mult32_MBE_dadda is
    signal b_ext: std_logic_vector_intrange(N+1 downto -1);
   signal partial_products: partial_products_type(0 to N/2);
   signal x_tmp : std_logic_vector(2*N downto 0);
   signal stage6: stage_type(0 to 16);
    signal stage5: stage_type(0 to 12);
    signal stage4: stage_type(0 to 8);
    signal stage3: stage_type(0 to 5);
   signal stage2: stage_type(0 to 3);
    signal stage1: stage_type(0 to 2);
   signal stage0: stage_type(0 to 1);
begin
                      -----MULTIPLIER BITS EXTENSION
    b_ext(-1)<='0';
                                                  --connect bit -1 of B ext to zero
    b\_ext\_generate\colon \textbf{for}\ i\ \textbf{in}\ \textbf{0}\ \textbf{to}\ \textbf{N-1}\ \textbf{generate}\quad -\text{--connect all other bits to input B}
       b_ext(i)<=B(i);
    end generate b_ext_generate;
    b_ext(N+1 downto N) <= "00";</pre>
                                                  --connect bits 32 and 33 to zero
                 -----PARTIAL PRODUCTS GENERATION
    partial_product_generate: for i in 0 to N/2 generate
       partial_products(i) <= get_MBE_partial_product(a, b_ext, i*2);</pre>
    end generate partial_product_generate;
                 -----FROM PARTIAL PRODUCTS TO PYRAMIDAL FORM
     -stage6 line0
   stage6(0)(32 downto 0) <=partial_products(0).value;</pre>
                     <=partial_products(0).sign;
<=partial_products(0).sign;</pre>
   stage6(0)(33)
    stage6(0)(34)
   stage6(0)(35)
                            <=not partial_products(0).sign;</pre>
                            <= '1':
    stage6(0)(36)
   stage6(0)(37)
                            <=not partial_products(2).sign;</pre>
   stage6(0)(38)
                            <='1';
                            <=not partial_products(3).sign;</pre>
   stage6(0)(39)
                            <='1';
   stage6(0)(40)
   stage6(0)(41)
                            <=not partial_products(4).sign;</pre>
   stage6(0)(42)
                             <='1'
    stage6(0)(43)
                            <=not partial_products(5).sign;</pre>
   stage6(0)(44)
                            <='1';
    stage6(0)(45)
                             <=not partial_products(6).sign;</pre>
   stage6(0)(46)
   stage6(0)(47)
                             <=not partial_products(7).sign;</pre>
                             <='1';
   stage6(0)(48)
   stage6(0)(49)
                             <=not partial_products(8).sign;</pre>
    stage6(0)(50)
                             <='1':
    stage6(0)(51)
                             <=not partial_products(9).sign;</pre>
    stage6(0)(52)
                             <='1'
   stage6(0)(53)
                             <=not partial_products(10).sign;</pre>
   stage6(0)(54)
   stage6(0)(55)
                             <=not partial_products(11).sign;</pre>
                             <='1':
   stage6(0)(56)
                             <=not partial_products(12).sign;</pre>
    stage6(0)(57)
                             <='1';
    stage6(0)(58)
    stage6(0)(59)
                             <=not partial_products(13).sign;</pre>
    stage6(0)(60)
                             <='1';
    stage6(0)(61)
                             <=not partial_products(14).sign;</pre>
    stage6(0)(62)
                             <='1';
```

```
stage6(0)(63)
                          <=not partial_products(15).sign;</pre>
--stage6 line1
stage6(1)(0)
                          <=partial_products(0).sign;</pre>
stage6(1)(34 downto 2) <=partial_products(1).value;</pre>
                          <=not partial_products(1).sign;</pre>
stage6(1)(35)
                          <=partial_products(2).value(32);</pre>
stage6(1)(36)
stage6(1)(38 downto 37) <=partial_products(3).value(32 downto 31);</pre>
stage6(1)(40 downto 39) <=partial_products(4).value(32 downto 31);</pre>
stage6(1)(42 downto 41) <=partial_products(5).value(32 downto 31);</pre>
stage6(1)(44 downto 43) <=partial_products(6).value(32 downto 31);</pre>
stage6(1)(46 downto 45) <=partial_products(7).value(32 downto 31);</pre>
stage6(1)(48 downto 47) <=partial_products(8).value(32 downto 31);</pre>
stage6(1)(50 downto 49) <=partial_products(9).value(32 downto 31);</pre>
stage6(1)(52 downto 51) <=partial_products(10).value(32 downto 31);</pre>
stage6(1)(54 downto 53) <=partial_products(11).value(32 downto 31);</pre>
stage6(1)(56 downto 55) <=partial_products(12).value(32 downto 31);</pre>
stage6(1)(58 downto 57) <=partial_products(13).value(32 downto 31);</pre>
stage6(1)(60 downto 59) <=partial_products(14).value(32 downto 31);</pre>
stage6(1)(62 downto 61) <=partial_products(15).value(32 downto 31);</pre>
stage6(1)(63)
                          <=partial_products(16).value(31);</pre>
--stage6 line2
stage6(2)(2)
                          <=partial_products(1).sign;</pre>
stage6(2)(35 downto 4) <=partial_products(2).value(31 downto 0);</pre>
stage6(2)(36)
                          <=partial_products(3).value(30);</pre>
stage6(2)(38 downto 37) <=partial_products(4).value(30 downto 29);</pre>
stage6(2)(40 downto 39) <=partial_products(5).value(30 downto 29);</pre>
stage6(2)(42 downto 41) <=partial_products(6).value(30 downto 29);</pre>
stage6(2)(44 downto 43) <=partial_products(7).value(30 downto 29);</pre>
stage6(2)(46 downto 45) <=partial_products(8).value(30 downto 29);</pre>
stage6(2)(48 downto 47) <=partial_products(9).value(30 downto 29);</pre>
stage6(2)(50 downto 49) <=partial_products(10).value(30 downto 29);</pre>
stage6(2)(52 downto 51) <=partial_products(11).value(30 downto 29);</pre>
stage6(2)(54 downto 53) <=partial_products(12).value(30 downto 29);</pre>
stage6(2)(56 downto 55) <=partial_products(13).value(30 downto 29);</pre>
stage6(2)(58 downto 57) <=partial_products(14).value(30 downto 29);
stage6(2)(60 downto 59) <=partial_products(15).value(30 downto 29);</pre>
stage6(2)(62 downto 61) <=partial_products(16).value(30 downto 29);</pre>
--stage6 line3
stage6(3)(4)
                          <=partial_products(2).sign;</pre>
stage6(3)(35 downto 6) <=partial_products(3).value(29 downto 0);</pre>
stage6(3)(36)
                          <=partial_products(4).value(28);</pre>
stage6(3)(38 downto 37) <=partial_products(5).value(28 downto 27);</pre>
stage6(3)(40 downto 39) <=partial_products(6).value(28 downto 27);</pre>
stage6(3)(42 downto 41) <=partial_products(7).value(28 downto 27);</pre>
stage6(3)(44 downto 43) <=partial_products(8).value(28 downto 27);</pre>
stage6(3)(46 downto 45) <=partial_products(9).value(28 downto 27);</pre>
stage6(3)(48 downto 47) <=partial_products(10).value(28 downto 27);</pre>
stage6(3)(50 downto 49) <=partial_products(11).value(28 downto 27);</pre>
stage6(3)(52 downto 51) <=partial_products(12).value(28 downto 27);</pre>
stage6(3)(54 downto 53) <=partial_products(13).value(28 downto 27);</pre>
stage6(3)(56 downto 55) <=partial_products(14).value(28 downto 27);</pre>
stage6(3)(58 downto 57) <=partial_products(15).value(28 downto 27);</pre>
stage6(3)(60 downto 59) <=partial_products(16).value(28 downto 27);</pre>
--stage6 line4
stage6(4)(6)
                          <=partial_products(3).sign;</pre>
stage6(4)(35 downto 8) <=partial_products(4).value(27 downto 0);</pre>
stage6(4)(36)
                          <=partial_products(5).value(26);</pre>
stage6(4)(38 downto 37) <=partial_products(6).value(26 downto 25);</pre>
stage6(4)(40 downto 39) <=partial_products(7).value(26 downto 25);</pre>
stage6(4)(42 downto 41) <=partial_products(8).value(26 downto 25);</pre>
stage6(4)(44 downto 43) <=partial_products(9).value(26 downto 25);</pre>
stage6(4)(46 downto 45) <=partial_products(10).value(26 downto 25);</pre>
stage6(4)(48 downto 47) <=partial_products(11).value(26 downto 25);</pre>
stage6(4)(50 downto 49) <=partial_products(12).value(26 downto 25);</pre>
stage6(4)(52 downto 51) <=partial_products(13).value(26 downto 25);</pre>
stage6(4)(54 downto 53) <=partial_products(14).value(26 downto 25);</pre>
stage6(4)(56 downto 55) <=partial_products(15).value(26 downto 25);</pre>
stage6(4)(58 downto 57) <=partial_products(16).value(26 downto 25);</pre>
 -stage6 line5
stage6(5)(8)
                          <=partial_products(4).sign;</pre>
stage6(5)(35 downto 10) <=partial_products(5).value(25 downto 0);</pre>
stage6(5)(36)
                          <=partial_products(6).value(24);</pre>
```

```
stage6(5)(38 downto 37) <=partial_products(7).value(24 downto 23);</pre>
stage6(5)(40 downto 39) <=partial_products(8).value(24 downto 23);</pre>
stage6(5)(42 downto 41) <=partial_products(9).value(24 downto 23);</pre>
stage6(5)(44 downto 43) <=partial_products(10).value(24 downto 23);</pre>
stage6(5)(46 downto 45) <=partial_products(11).value(24 downto 23);</pre>
stage6(5)(48 downto 47) <=partial_products(12).value(24 downto 23);</pre>
stage6(5)(50 downto 49) <=partial_products(13).value(24 downto 23);</pre>
stage6(5)(52 downto 51) <=partial_products(14).value(24 downto 23);</pre>
stage6(5)(54 downto 53) <=partial_products(15).value(24 downto 23);</pre>
stage6(5)(56 downto 55) <=partial_products(16).value(24 downto 23);</pre>
 -stage6 line6
stage6(6)(10)
                           <=partial_products(5).sign;</pre>
stage6(6)(35 downto 12) <=partial_products(6).value(23 downto 0);</pre>
stage6(6)(36)
                           <=partial_products(7).value(22);</pre>
stage6(6)(38 downto 37) <=partial_products(8).value(22 downto 21);</pre>
stage6(6)(40 downto 39) <=partial_products(9).value(22 downto 21);</pre>
stage6(6)(42 downto 41) <=partial_products(10).value(22 downto 21);</pre>
stage6(6)(44 downto 43) <=partial_products(11).value(22 downto 21);</pre>
stage6(6)(46 downto 45) <=partial_products(12).value(22 downto 21);</pre>
stage6(6)(48 downto 47) <=partial_products(13).value(22 downto 21);</pre>
stage6(6)(50 downto 49) <=partial_products(14).value(22 downto 21);</pre>
stage6(6)(52 downto 51) <=partial_products(15).value(22 downto 21);</pre>
stage6(6)(54 downto 53) <=partial_products(16).value(22 downto 21);</pre>
 -stage6 line7
stage6(7)(12)
                           <=partial_products(6).sign;</pre>
stage6(7)(35 \text{ downto } 14) \leftarrow partial\_products(7).value(21 \text{ downto } 0);
stage6(7)(36)
                          <=partial_products(8).value(20);</pre>
stage6(7)(38 downto 37) <=partial_products(9).value(20 downto 19);</pre>
stage6(7)(40 downto 39) <=partial_products(10).value(20 downto 19);</pre>
stage6(7)(42 downto 41) <=partial_products(11).value(20 downto 19);</pre>
stage6(7)(44 downto 43) <=partial_products(12).value(20 downto 19);</pre>
stage6(7)(46 downto 45) <=partial_products(13).value(20 downto 19);</pre>
stage6(7)(48 downto 47) <=partial_products(14).value(20 downto 19);</pre>
stage6(7)(50 downto 49) <=partial_products(15).value(20 downto 19);</pre>
stage6(7)(52 downto 51) <=partial_products(16).value(20 downto 19);</pre>
--stage6 line8
stage6(8)(14)
                           <=partial_products(7).sign;</pre>
stage6(8)(35 downto 16) <=partial_products(8).value(19 downto 0);</pre>
stage6(8)(36)
                           <=partial_products(9).value(18);</pre>
stage6(8)(38 downto 37) <=partial_products(10).value(18 downto 17);</pre>
stage6(8)(40 downto 39) <=partial_products(11).value(18 downto 17);</pre>
stage6(8)(42 downto 41) <=partial_products(12).value(18 downto 17);</pre>
stage6(8)(44 downto 43) <=partial_products(13).value(18 downto 17);</pre>
stage6(8)(46 downto 45) <=partial_products(14).value(18 downto 17);</pre>
stage6(8)(48 downto 47) <=partial_products(15).value(18 downto 17);</pre>
stage6(8)(50 downto 49) <=partial_products(16).value(18 downto 17);</pre>
 --stage6 line9
stage6(9)(16)
                           <=partial_products(8).sign;</pre>
stage6(9)(35 downto 18) <=partial_products(9).value(17 downto 0);</pre>
stage6(9)(36)
                          <=partial_products(10).value(16);</pre>
stage6(9)(38 downto 37) <=partial_products(11).value(16 downto 15);</pre>
stage6(9)(40 downto 39) <=partial_products(12).value(16 downto 15);</pre>
stage6(9)(42 downto 41) <=partial_products(13).value(16 downto 15);</pre>
stage6(9)(44 downto 43) <=partial_products(14).value(16 downto 15);</pre>
stage6(9)(46 downto 45) <=partial_products(15).value(16 downto 15);</pre>
stage6(9)(48 downto 47) <=partial_products(16).value(16 downto 15);</pre>
  stage6 line10
stage6(10)(18)
                           <=partial_products(9).sign;</pre>
stage 6 \ (10) \ (35 \ \textbf{downto} \ 20) <= partial\_products \ (10) \ . \ value \ (15 \ \textbf{downto} \ 0);
stage6(10)(36)
                          <=partial_products(11).value(14);</pre>
stage6(10)(38 downto 37)<=partial_products(12).value(14 downto 13);</pre>
stage6(10)(40 downto 39)<=partial_products(13).value(14 downto 13);</pre>
stage6(10)(42 downto 41)<=partial_products(14).value(14 downto 13);</pre>
stage6(10)(44 downto 43)<=partial_products(15).value(14 downto 13);</pre>
stage6(10)(46 downto 45)<=partial_products(16).value(14 downto 13);</pre>
--stage6 line11
stage6(11)(20)
                           <=partial_products(10).sign;</pre>
stage 6 \ (11) \ (35 \ \textbf{downto} \ 22) \le partial\_products \ (11) \ . \ value \ (13 \ \textbf{downto} \ \emptyset) \ ;
                          <=partial_products(12).value(12);</pre>
stage6(11)(36)
stage6(11)(38 downto 37)<=partial_products(13).value(12 downto 11);</pre>
stage6(11)(40 downto 39)<=partial_products(14).value(12 downto 11);</pre>
stage6(11)(42 downto 41)<=partial_products(15).value(12 downto 11);</pre>
```

```
stage6(11)(44 downto 43)<=partial_products(16).value(12 downto 11);</pre>
--stage6 line12
stage6(12)(22)
                            <=partial_products(11).sign;</pre>
stage \texttt{6(12)(35} \ \textbf{downto} \ \texttt{24)} \texttt{<=} partial\_products(\texttt{12)}.value(\texttt{11} \ \textbf{downto} \ \texttt{0)};
stage6(12)(36)
                           <=partial_products(13).value(10);</pre>
stage6(12)(38 downto 37)<=partial_products(14).value(10 downto 9);</pre>
stage6(12)(40 downto 39)<=partial_products(15).value(10 downto 9);</pre>
stage6(12)(42 downto 41)<=partial_products(16).value(10 downto 9);</pre>
  stage6 line13
stage6(13)(24)
                            <=partial_products(12).sign;</pre>
stage 6 \ (13) \ (35 \ \ \textbf{downto} \ \ 26) <= partial\_products \ (13) \ . \ value \ (9 \ \ \textbf{downto} \ \ 0) \ ;
stage6(13)(36)
                           <=partial_products(14).value(8);</pre>
stage6(13)(38 downto 37)<=partial_products(15).value(8 downto 7);</pre>
stage6(13)(40 downto 39)<=partial_products(16).value(8 downto 7);</pre>
  stage6 line14
stage6(14)(26)
                             <=partial_products(13).sign;</pre>
stage6(14)(35 downto 28)<=partial_products(14).value(7 downto 0);</pre>
stage6(14)(36)
                            <=partial_products(15).value(6);</pre>
stage6(14)(38 downto 37)<=partial_products(16).value(6 downto 5);</pre>
--stage6 line15
stage6(15)(28)
                            <=partial_products(14).sign;</pre>
stage6(15)(35 \ downto \ 30) \le partial\_products(15).value(5 \ downto \ 0);
stage6(15)(36)
                      <=partial_products(16).value(4);</pre>
 -stage6 line16
stage6(16)(30)
                            <=partial_products(15).sign;</pre>
stage6(16)(35 downto 32)<=partial_products(16).value(3 downto 0);</pre>
            -----FROM STAGE6 TO STAGE5
     ⇔ -----
FA_6to5_generate0: for i in 26 to 41 generate
     stage 5 \texttt{(0)(i)} \texttt{<=} FA\_sum(stage 6 \texttt{(0)(i)}, stage 6 \texttt{(1)(i)}, stage 6 \texttt{(2)(i))};
     stage 5 (1) (i+1) <= FA\_cout(stage 6 (0) (i), stage 6 (1) (i), stage 6 (2) (i));
end generate FA_6to5_generate0;
\label{eq:family_family_family} {\sf FA\_6to5\_generate1:} \ \ \textbf{for} \ \ i \ \ \textbf{in} \ \ 28 \ \ \textbf{to} \ \ 39 \ \ \textbf{generate}
     stage5(2)(i) \le FA_sum(stage6(3)(i), stage6(4)(i), stage6(5)(i));
     stage 5 (3) (i+1) <= FA\_cout(stage 6 (3) (i), stage 6 (4) (i), stage 6 (5) (i));
end generate FA_6to5_generate1;
\label{eq:family_family_family} {\sf FA\_6to5\_generate2}\colon \ \mbox{\bf for} \ i \ \mbox{\bf in} \ \ 30 \ \mbox{\bf to} \ \ 37 \ \mbox{\bf generate}
     stage 5 (4) (i) \le FA\_sum(stage 6 (6) (i), stage 6 (7) (i), stage 6 (8) (i));
     stage 5 (5) (i+1) <= FA\_cout(stage 6 (6) (i), stage 6 (7) (i), stage 6 (8) (i));
end generate FA_6to5_generate2;
FA_6to5_generate3: for i in 32 to 35 generate
     stage5(6)(i) \le FA_sum(stage6(9)(i), stage6(10)(i), stage6(11)(i));
           \texttt{stage5}(7)(i+1) <= FA\_cout(stage6(9)(i), stage6(10)(i), stage6(11)(i)); 
end generate FA_6to5_generate3;
--HAs
HA_6to5_generate0: for i in 24 to 25 generate
    stage5(0)(i) \le HA_sum(stage6(0)(i), stage6(1)(i));
     stage5(1)(i+1) <= HA\_cout(stage6(0)(i), stage6(1)(i));
end generate HA_6to5_generate0;
{\sf HA\_6to5\_generate1:} for i in 26 to 27 generate
     stage5(2)(i) \le HA_sum(stage6(3)(i), stage6(4)(i));
     stage5(3)(i+1) \le HA_cout(stage6(3)(i), stage6(4)(i));
end generate HA_6to5_generate1;
HA_6to5_generate2: for i in 28 to 29 generate
     stage5(4)(i) \le HA_sum(stage6(6)(i), stage6(7)(i));
     \label{eq:stage} stage5(5)(i+1) <= HA\_cout(stage6(6)(i), stage6(7)(i));
end generate HA_6to5_generate2;
HA\_6to5\_generate3: for i in 30 to 31 generate
     stage5(6)(i) \le HA_sum(stage6(9)(i), stage6(10)(i));
     stage5(7)(i+1) \le HA_cout(stage6(9)(i), stage6(10)(i));
```

```
end generate HA_6to5_generate3;
stage5(6)(36)<=HA_sum(stage6(9)(36), stage6(10)(36));
stage5(6)(37) \le HA_cout(stage6(9)(36), stage6(10)(36));
stage5(4)(38) \le HA_sum(stage6(6)(38), stage6(7)(38));
stage5(4)(39)<=HA_cout(stage6(6)(38), stage6(7)(38));
stage5(2)(40)<=HA_sum(stage6(3)(40), stage6(4)(40));
stage5(2)(41)<=HA_cout(stage6(3)(40), stage6(4)(40));
stage5(0)(42) \le HA_sum(stage6(0)(42), stage6(1)(42));
stage5(0)(43)<=HA_cout(stage6(0)(42), stage6(1)(42));
--direct connections
connection_6to5_column0to23_generate_ext: for j in 0 to 23 generate
     connection_6to5_column0to23_generate_in: for i in 0 to 12 generate
         stage5(i)(j)<=stage6(i)(j);
     end generate connection_6to5_column0to23_generate_in;
end generate connection_6to5_column0to23_generate_ext;
connection\_6to5\_column24\_generate: \ \textbf{for} \ i \ \textbf{in} \ 1 \ \textbf{to} \ 12 \ \textbf{generate}
    stage5(i)(24)<=stage6(i+1)(24);
end generate connection_6to5_column24_generate;
connection_6to5_column25_generate: for i in 2 to 12 generate
     stage5(i)(25)<=stage6(i)(25);
end generate connection_6to5_column25_generate;
connection\_6to5\_column26\_generate: \ \textbf{for} \ i \ \textbf{in} \ 3 \ \textbf{to} \ 12 \ \textbf{generate}
     stage5(i)(26)<=stage6(i+2)(26);
end generate connection_6to5_column26_generate;
connection\_6to5\_column27\_generate: \ \textbf{for} \ i \ \textbf{in} \ 4 \ \textbf{to} \ 12 \ \textbf{generate}
     stage5(i)(27) \le stage6(i+1)(27);
end generate connection_6to5_column27_generate;
\verb|connection_6to5_column28_generate|: \textbf{for} i \textbf{ in } 5 \textbf{ to } 12 \textbf{ generate}|
    stage5(i)(28)<=stage6(i+3)(28);
end generate connection_6to5_column28_generate;
connection_6to5_column29_generate: for i in 6 to 12 generate
     stage5(i)(29) <= stage6(i+2)(29);
end generate connection_6to5_column29_generate;
connection\_6to5\_column30\_generate: \ \textbf{for} \ i \ \textbf{in} \ 7 \ \textbf{to} \ 12 \ \textbf{generate}
     stage5(i)(30)<=stage6(i+4)(30);
end generate connection_6to5_column30_generate;
connection\_6to5\_column31\_generate: \ \textbf{for} \ i \ \textbf{in} \ 8 \ \textbf{to} \ 12 \ \textbf{generate} \ --12
     stage5(i)(31)<=stage6(i+3)(31);
end generate connection_6to5_column31_generate;
\verb|connection_6to5_column32to35_generate_ext: | \textbf{for} | \textbf{j} | \textbf{in} | \textbf{32} | \textbf{to} | \textbf{35} | \textbf{generate}|
    connection_6to5_column32to35_generate_in: for i in 8 to 12 generate
         stage5(i)(j)<=stage6(i+4)(j);
     end generate connection_6to5_column32to35_generate_in;
end generate connection_6to5_column32to35_generate_ext;
\verb|connection_6to5_column36_generate|: \textbf{for} i \textbf{ in } 8 \textbf{ to } 12 \textbf{ generate}|\\
     stage5(i)(36)<=stage6(i+3)(36);
end generate connection_6to5_column36_generate;
\verb|connection_6to5_column37_generate: for i in 7 to 12 generate|\\
     stage5(i)(37)<=stage6(i+2)(37):
end generate connection_6to5_column37_generate;
\verb|connection_6to5_column38_generate|: \textbf{for} i \textbf{ in } 6 \textbf{ to } 12 \textbf{ generate}|
    stage5(i)(38) <= stage6(i+2)(38);
end generate connection_6to5_column38_generate;
```

```
connection_6to5_column39_generate: for i in 5 to 12 generate
    stage5(i)(39)<=stage6(i+1)(39);
end generate connection_6to5_column39_generate;
connection\_6to5\_column40\_generate: \ \textbf{for} \ i \ \textbf{in} \ 4 \ \textbf{to} \ 12 \ \textbf{generate}
    stage5(i)(40)<=stage6(i+1)(40);
end generate connection_6to5_column40_generate;
connection_6to5_column41_generate: for i in 3 to 12 generate
   stage5(i)(41)<=stage6(i)(41);
end generate connection_6to5_column41_generate;
connection_6to5_column42_generate: for i in 2 to 12 generate
    stage5(i)(42)<=stage6(i)(42);
end generate connection_6to5_column42_generate;
connection_6to5_column43_generate: for i in 1 to 12 generate
    stage5(i)(43)<=stage6(i-1)(43);
end generate connection_6to5_column43_generate;
\verb|connection_6to5_column44to63_generate_ext: | \textbf{for} | \textbf{j} | \textbf{in} | \textbf{44} | \textbf{to} | \textbf{63} | \textbf{generate}|
    connection_6to5_column44to63_generate_in: for i in 0 to 12 generate
        stage5(i)(j)<=stage6(i)(j);
    end generate connection_6to5_column44to63_generate_in;
end generate connection_6to5_column44to63_generate_ext;
                 -----FROM STAGE5 to STAGE4
    --FAs
FA_5to4_generate0: for i in 18 to 49 generate
    stage4(0)(i)<=FA_sum(stage5(0)(i), stage5(1)(i), stage5(2)(i));
     \begin{tabular}{ll} $\mathsf{stage4(1)(i+1)} \le \mathsf{FA\_cout(stage5(0)(i)}, & \mathsf{stage5(1)(i)}, & \mathsf{stage5(2)(i)}); \\ \end{tabular} 
end generate FA_5to4_generate0;
FA\_5to4\_generate1: for i in 20 to 47 generate
    stage4(2)(i) \le FA_sum(stage5(3)(i), stage5(4)(i), stage5(5)(i));
    stage4(3)(i+1) \le FA_{cout}(stage5(3)(i), stage5(4)(i), stage5(5)(i));
end generate FA_5to4_generate1;
FA_5to4_generate2: for i in 22 to 45 generate
    stage4(4)(i) \le FA_sum(stage5(6)(i), stage5(7)(i), stage5(8)(i));
    stage4(5)(i+1) <= FA\_cout(stage5(6)(i), stage5(7)(i), stage5(8)(i));\\
end generate FA_5to4_generate2;
FA_5to4_generate3: for i in 24 to 43 generate
    stage4(6)(i)<=FA_sum(stage5(9)(i), stage5(10)(i), stage5(11)(i));
    stage4(7)(i+1)<=FA_cout(stage5(9)(i), stage5(10)(i), stage5(11)(i));
end generate FA_5to4_generate3;
--HAS
\mbox{HA\_5to4\_generate0}\colon for i in 16 to 17 \mbox{generate}
    stage4(0)(i) \le HA_sum(stage5(0)(i), stage5(1)(i));
    stage4(1)(i+1) \le HA_cout(stage5(0)(i), stage5(1)(i));
end generate HA_5to4_generate0;
\mbox{HA\_5to4\_generate1:} for i in 18 to 19 \mbox{generate}
    \label{eq:stage4} \verb|stage4(2)(i)| <= \verb|HA_sum(stage5(3)(i), stage5(4)(i)); \\
    stage4(3)(i+1) \leq HA\_cout(stage5(3)(i), stage5(4)(i));
end generate HA_5to4_generate1;
{\sf HA\_5to4\_generate2}\colon for i in 20 to 21 generate
    stage4(4)(i)<=HA_sum(stage5(6)(i), stage5(7)(i));
    stage4(5)(i+1) \leftarrow HA\_cout(stage5(6)(i), stage5(7)(i));
end generate HA_5to4_generate2;
HA\_5to4\_generate3: for i in 22 to 23 generate
    stage4(6)(i) \le HA\_sum(stage5(9)(i), stage5(10)(i));
    stage4(7)(i+1) \le HA_cout(stage5(9)(i), stage5(10)(i));
end generate HA_5to4_generate3;
```

```
stage4(6)(44)<=HA_sum(stage5(9)(44), stage5(10)(44));
stage4(6)(45) \le HA_cout(stage5(9)(44), stage5(10)(44));
stage4(4)(46) \le HA_sum(stage5(6)(46), stage5(7)(46));
stage4(4)(47)<=HA_cout(stage5(6)(46), stage5(7)(46));
stage4(2)(48) \le HA_sum(stage5(3)(48), stage5(4)(48));
stage4(2)(49)<=HA_cout(stage5(3)(48), stage5(4)(48));
stage4(0)(50) <= HA\_sum(stage5(0)(50), stage5(1)(50));
stage4(0)(51) \le HA_cout(stage5(0)(50), stage5(1)(50));
--direct connections
connection_5to4_column0to15_generate_ext: for j in 0 to 15 generate
    connection_5to4_column0to15_generate_in: for i in 0 to 8 generate
        stage4(i)(j)<=stage5(i)(j);
    end generate connection_5to4_column0to15_generate_in;
\textbf{end generate} \hspace{0.1cm} \texttt{connection\_5to4\_column0to15\_generate\_ext};
connection_5to4_column16_generate: for i in 1 to 8 generate
    stage4(i)(16)<=stage5(i+1)(16);
end generate connection_5to4_column16_generate;
connection_5to4_column17_generate: for i in 2 to 8 generate
    stage4(i)(17)<=stage5(i)(17);
end generate connection_5to4_column17_generate;
\verb|connection_5to4_column| 18\_generate: | \textbf{for} i | \textbf{in} | 3 | \textbf{to} | 8 | \textbf{generate}|
    stage4(i)(18)<=stage5(i+2)(18);
end generate connection_5to4_column18_generate;
connection_5to4_column19_generate: for i in 4 to 8 generate
    stage4(i)(19)<=stage5(i+1)(19);
end generate connection_5to4_column19_generate;
connection_5to4_column20_generate: for i in 5 to 8 generate
    stage4(i)(20) <= stage5(i+3)(20);
end generate connection_5to4_column20_generate;
connection_5to4_column21_generate: for i in 6 to 8 generate
    stage4(i)(21)<=stage5(i+2)(21);
\textbf{end generate} \hspace{0.1cm} \texttt{connection\_5to4\_column21\_generate};
{\tt connection\_5to4\_column22\_generate}: \ \textbf{for} \ i \ \textbf{in} \ 7 \ \textbf{to} \ 8 \ \textbf{generate}
    stage4(i)(22)<=stage5(i+4)(22);
end generate connection_5to4_column22_generate;
stage4(8)(23)<=stage5(11)(23);
connection_5to4_column24to43_generate: for j in 24 to 43 generate
    stage4(8)(j)<=stage5(12)(j);
end generate connection_5to4_column24to43_generate;
-- connection_5to4_column24to30_generate: for j in 24 to 30 generate
    -- stage4(8)(j) <= stage5(12)(j);</pre>
-- end generate connection_5to4_column24to30_generate;
-- stage4(8)(31)<=stage6(15)(31);
-- connection_5to4_column32to43_generate: for j in 32 to 43 generate
    -- stage4(8)(j)<=stage5(12)(j);
-- end generate connection_5to4_column32to43_generate;
stage4(8)(44)<=stage5(11)(44);
connection 5to4 column45 generate: for i in 7 to 8 generate
    stage4(i)(45)<=stage5(i+2)(45);
\textbf{end generate} \hspace{0.1cm} \texttt{connection\_5to4\_column45\_generate};
\verb|connection_5to4_column46_generate|: \textbf{for} i \textbf{ in } 6 \textbf{ to } 8 \textbf{ generate}|
    stage4(i)(46)<=stage5(i+2)(46);
end generate connection_5to4_column46_generate;
```

```
connection_5to4_column47_generate: for i in 5 to 8 generate
    stage4(i)(47)<=stage5(i+1)(47);
\textbf{end generate} \hspace{0.1cm} \texttt{connection\_5to4\_column47\_generate};
\verb|connection_5to4_column48_generate|: \textbf{for} i \textbf{ in } 4 \textbf{ to } 8 \textbf{ generate}|\\
    stage4(i)(48) <= stage5(i+1)(48);
end generate connection_5to4_column48_generate;
\verb|connection_5to4_column49_generate: for i in 3 to 8 generate|\\
    stage4(i)(49)<=stage5(i)(49);
end generate connection_5to4_column49_generate;
\verb|connection_5to4_column50_generate|: \textbf{for} i \textbf{ in } 2 \textbf{ to } 8 \textbf{ generate}|
    stage4(i)(50)<=stage5(i)(50);
end generate connection_5to4_column50_generate;
connection_5to4_column51_generate: for i in 1 to 8 generate
    stage4(i)(51)<=stage5(i-1)(51);
end generate connection_5to4_column51_generate;
connection_5to4_column52to63_generate_ext: for j in 52 to 63 generate
    connection_5to4_column52to63_generate_in: for i in 0 to 8 generate
        stage4(i)(j)<=stage5(i)(j);
    end generate connection_5to4_column52to63_generate_in;
end generate connection_5to4_column52to63_generate_ext;
            -----FROM STAGE4 TO STAGE3
     FA_4to3_generate0: for i in 12 to 55 generate
    stage3(0)(i) \le FA\_sum(stage4(0)(i), stage4(1)(i), stage4(2)(i));
    stage 3 \, (1) \, (i+1) <= FA\_cout(stage 4 \, (0) \, (i) \, , \ stage 4 \, (1) \, (i) \, , \ stage 4 \, (2) \, (i)) \, ;
end generate FA_4to3_generate0;
\label{eq:fa_4to3_generate1:} \textbf{ for } i \ \textbf{ in } 14 \ \textbf{ to } 53 \ \textbf{ generate}
    stage3(2)(i) \le FA_sum(stage4(3)(i), stage4(4)(i), stage4(5)(i));
    stage3(3)(i+1) <= FA\_cout(stage4(3)(i), stage4(4)(i), stage4(5)(i));\\
end generate FA_4to3_generate1;
\label{eq:fa_4to3_generate2} \mbox{FA\_4to3\_generate2:} \mbox{ for } \mbox{i} \mbox{ in } \mbox{16 to } \mbox{51 generate}
    stage3(4)(i) \le FA\_sum(stage4(6)(i), stage4(7)(i), stage4(8)(i));
    stage3(5)(i+1) \le FA_{cout}(stage4(6)(i), stage4(7)(i), stage4(8)(i));
end generate FA_4to3_generate2;
HA_4to3_generate0: for i in 10 to 11 generate
    stage3(0)(i) \le HA_sum(stage4(0)(i), stage4(1)(i));
    stage3(1)(i+1) <= HA\_cout(stage4(0)(i), stage4(1)(i));
end generate HA_4to3_generate0;
HA_4to3_generate1: for i in 12 to 13 generate
    stage3(2)(i)<=HA_sum(stage4(3)(i), stage4(4)(i));
    stage3(3)(i+1) \le HA_cout(stage4(3)(i), stage4(4)(i));
end generate HA_4to3_generate1;
HA\_4to3\_generate2: for i in 14 to 15 generate
    stage3(4)(i) \le HA_sum(stage4(6)(i), stage4(7)(i));
    stage3(5)(i+1) \le HA_cout(stage4(6)(i), stage4(7)(i));
end generate HA_4to3_generate2;
stage3(4)(52)<=HA_sum(stage4(6)(52), stage4(7)(52));
stage3(4)(53) \le HA_cout(stage4(6)(52), stage4(7)(52));
stage3(2)(54) \le HA_sum(stage4(3)(54), stage4(4)(54));
stage3(2)(55) \le HA_cout(stage4(3)(54), stage4(4)(54));
stage3(0)(56) \le HA_sum(stage4(0)(56), stage4(1)(56));
stage3(0)(57) \le HA_cout(stage4(0)(56), stage4(1)(56));
```

```
--direct connections
connection\_4to3\_column0to9\_generate\_ext: \ \textbf{for} \ \texttt{j} \ \textbf{in} \ \texttt{0} \ \textbf{to} \ \texttt{9} \ \textbf{generate}
    connection\_4 to 3\_column0 to 9\_generate\_in\colon \textbf{for}\ i\ \textbf{in}\ 0\ \textbf{to}\ 5\ \textbf{generate}
         stage3(i)(j)<=stage4(i)(j);
    end generate connection_4to3_column0to9_generate_in;
end generate connection_4to3_column0to9_generate_ext;
\verb|connection_4to3_column10_generate: for i in 1 to 5 generate|\\
    stage3(i)(10)<=stage4(i+1)(10);
end generate connection_4to3_column10_generate;
connection\_4 to 3\_column 11\_generate: \ \textbf{for} \ i \ \textbf{in} \ 2 \ \textbf{to} \ 5 \ \textbf{generate}
    stage3(i)(11)<=stage4(i)(11);
end generate connection_4to3_column11_generate;
connection_4to3_column12_generate: for i in 3 to 5 generate
    stage3(i)(12)<=stage4(i+2)(12);
end generate connection_4to3_column12_generate;
connection_4to3_column13_generate: for i in 4 to 5 generate
    stage3(i)(13)<=stage4(i+1)(13);
end generate connection_4to3_column13_generate;
stage3(5)(14)<=stage4(8)(14):
stage3(5)(53)<=stage4(6)(53);
{\tt connection\_4to3\_column54\_generate}: \  \, \textbf{for} \  \, i \  \, \textbf{in} \  \, 4 \  \, \textbf{to} \  \, 5 \  \, \textbf{generate}
    stage3(i)(54) <= stage4(i+1)(54);
end generate connection_4to3_column54_generate;
connection_4to3_column55_generate: for i in 3 to 5 generate
    stage3(i)(55)<=stage4(i)(55);
end generate connection_4to3_column55_generate;
connection\_4 to 3\_column 5 6\_generate: \ \textbf{for} \ i \ \textbf{in} \ 2 \ \textbf{to} \ 5 \ \textbf{generate}
    stage3(i)(56)<=stage4(i)(56);
end generate connection_4to3_column56_generate;
connection 4to3 column57 generate: for i in 1 to 5 generate
    stage3(i)(57)<=stage4(i-1)(57);
\textbf{end generate} \hspace{0.1cm} \texttt{connection\_4to3\_column57\_generate};
\verb|connection_4to3_column58to63_generate_ext: | \textbf{for} | \textbf{j} | \textbf{in} | \textbf{58} | \textbf{to} | \textbf{63} | \textbf{generate}|
    connection_4to3_column58to63_generate_in: for i in 0 to 5 generate
         stage3(i)(j)<=stage4(i)(j);
    end generate connection_4to3_column58to63_generate_in;
end generate connection_4to3_column58to63_generate_ext;
               ------FROM STAGE3 TO STAGE2
--FAs
FA_3to2_generate0: for i in 8 to 59 generate
    stage2(0)(i)<=FA_sum(stage3(0)(i), stage3(1)(i), stage3(2)(i));
    stage2(1)(i+1) <= FA\_cout(stage3(0)(i), stage3(1)(i), stage3(2)(i));\\
end generate FA_3to2_generate0;
FA_3to2_generate1: for i in 10 to 57 generate
    stage2(2)(i) \le FA_sum(stage3(3)(i), stage3(4)(i), stage3(5)(i));
    stage2(3)(i+1) \le FA_{cout}(stage3(3)(i), stage3(4)(i), stage3(5)(i));
end generate FA_3to2_generate1;
\mbox{HA\_3to2\_generate0:} for i in 6 to 7 generate
    stage2(0)(i) \le HA\_sum(stage3(0)(i), stage3(1)(i));
     stage2(1)(i+1) \le HA_cout(stage3(0)(i), stage3(1)(i));
end generate HA_3to2_generate0;
```

```
{\sf HA\_3to2\_generate1}: for i in 8 to 9 generate
     stage2(2)(i)<=HA_sum(stage3(3)(i), stage3(4)(i));
     \label{eq:stage2} stage2(3)(i+1) \mathrel{<=} HA\_cout(stage3(3)(i), stage3(4)(i));
end generate HA_3to2_generate1;
stage2(2)(58)<=HA_sum(stage3(3)(58), stage3(4)(58));
stage2(2)(59)<=HA_cout(stage3(3)(58), stage3(4)(58));
stage2(0)(60) \le HA_sum(stage3(0)(60), stage3(1)(60));
stage2(0)(61)<=HA_cout(stage3(0)(60), stage3(1)(60));
--direct connections
\verb|connection_3to2_column0to5_generate_ext: | \textbf{for} | \textbf{j} | \textbf{in} | \textbf{0} | \textbf{to} | \textbf{5} | \textbf{generate}|
    connection_3to2_column0to5_generate_in: for i in 0 to 3 generate
         stage2(i)(j)<=stage3(i)(j);</pre>
     end generate connection_3to2_column0to5_generate_in;
end generate connection_3to2_column0to5_generate_ext;
connection\_3to2\_column6\_generate: \ \textbf{for} \ i \ \textbf{in} \ 1 \ \textbf{to} \ 3 \ \textbf{generate}
     stage2(i)(6)<=stage3(i+1)(6);
end generate connection_3to2_column6_generate;
connection_3to2_column7_generate: for i in 2 to 3 generate
     stage2(i)(7) <= stage3(i)(7):
end generate connection_3to2_column7_generate;
stage2(3)(8)<=stage3(5)(8);
stage2(3)(59)<=stage3(3)(59);
connection_3to2_column60_generate: for i in 2 to 3 generate
    stage2(i)(60) <= stage3(i)(60);
end generate connection_3to2_column60_generate;
\verb|connection_3to2_column61_generate: for i in 1 to 3 generate|\\
    stage2(i)(61)<=stage3(i-1)(61);
end generate connection_3to2_column61_generate;
connection_3to2_column62to63_generate_ext: for j in 62 to 63 generate
    connection_3to2_column62to63_generate_in: for i in 0 to 3 generate
         stage2(i)(j)<=stage3(i)(j);
     \textbf{end generate} \hspace{0.1cm} \texttt{connection\_3to2\_column62to63\_generate\_in;}
end generate connection_3to2_column62to63_generate_ext;
                 -----FROM STAGE2 TO STAGE1
--FAs
\label{eq:fa2to1_generate:} \textbf{ for } i \ \textbf{ in } 6 \ \textbf{ to } 61 \ \textbf{ generate}
    stage1(0)(i) \le FA_sum(stage2(0)(i), stage2(1)(i), stage2(2)(i));
     stage1(1)(i+1) <= FA\_cout(stage2(0)(i), stage2(1)(i), stage2(2)(i));
end generate FA_2to1_generate;
{\sf HA\_2to1\_generate}: for i in 4 to 5 generate
    \label{eq:stage2} stage1(0)(i) <= HA\_sum(stage2(0)(i), stage2(1)(i));
     \label{eq:stage1} stage1(1)(i+1) \mathrel{<=} HA\_cout(stage2(0)(i), stage2(1)(i));
end generate HA_2to1_generate;
stage1(0)(62)<=HA_sum(stage2(0)(62), stage2(1)(62));
stage1(0)(63)<=HA_cout(stage2(0)(62), stage2(1)(62));
--direct connections
connection\_2to1\_column0to3\_generate\_ext\colon \textbf{ for } j \ \textbf{ in } 0 \ \textbf{ to } 3 \ \textbf{ generate}
    connection\_2to1\_column0to3\_generate\_in: \ \textbf{for} \ i \ \textbf{in} \ 0 \ \textbf{to} \ 2 \ \textbf{generate}
         stage1(i)(j)<=stage2(i)(j);
     end generate connection_2to1_column0to3_generate_in;
```

```
end generate connection_2to1_column0to3_generate_ext;
    connection\_2to1\_column4\_generate: \ \textbf{for} \ i \ \textbf{in} \ 1 \ \textbf{to} \ 2 \ \textbf{generate}
        stage1(i)(4) <= stage2(i+1)(4);
    end generate connection_2to1_column4_generate;
    stage1(2)(5)<=stage2(2)(5);
    connection_2to1_column6to61_generate_ext: for j in 6 to 61 generate
          stage1(2)(j)<=stage2(3)(j);
    end generate connection_2to1_column6to61_generate_ext;
    stage1(2)(62)<=stage2(2)(62);
    {\tt connection\_2to1\_column63\_generate}: \  \, \textbf{for} \  \, i \  \, \textbf{in} \  \, 1 \  \, \textbf{to} \  \, 2 \  \, \textbf{generate}
        stage1(i)(63)<=stage2(i-1)(63);
    end generate connection_2to1_column63_generate;
               -----FROM STAGE1 to STAGE0
        --FAs
    FA_1to0_generate: for i in 4 to 63 generate
        stage0(0)(i) \le FA_sum(stage1(0)(i), stage1(1)(i), stage1(2)(i));
        stage \emptyset (1)(i+1) <= FA\_cout(stage 1 (0)(i), stage 1 (1)(i), stage 1 (2)(i));
    end generate FA_1to0_generate;
    --HAS
    HA_1to0_generate: for i in 2 to 3 generate
        stage0(0)(i)<=HA_sum(stage1(0)(i), stage1(1)(i));
        stage0(1)(i+1) \le HA_cout(stage1(0)(i), stage1(1)(i));
    end generate HA_1to0_generate;
    --direct connections
   connection\_1to0\_column0\_generate: \ \textbf{for} \ i \ \textbf{in} \ 0 \ \textbf{to} \ 1 \ \textbf{generate}
        stage0(i)(0)<=stage1(i)(0);
    end generate connection_1to0_column0_generate;
   stage0(0)(1)<=stage1(0)(1);
   stage0(1)(1)<='0';
    stage0(1)(2)<=stage1(2)(2);
    stage0(0)(64) <= stage0(0)(63); -- sign extension
                 -----FROM STAGE0 TO FINAL SUM
   x_tmp <= std_logic_vector(unsigned(stage0(0))+unsigned(stage0(1)));</pre>
    x \le x_t (2*N-1 downto 0);
end architecture behavioral;
```



```
→ complement

        sign : std logic:
                                                         --0=pos 1=neg
    end record partial_product_type;
    type partial_products_type is array (integer range <>) of partial_product_type;
    function get_MBE_partial_product(
        multiplicand: std_logic_vector(N-1 downto 0);
        multiplier: std_logic_vector_intrange(N+1 downto -1);
        i: integer)
    return partial_product_type;
    type stage_type is array (integer range <>) of std_logic_vector(2*N downto 0);
    function HA_sum(
        A: std_logic;
        B: std_logic)
    return std_logic;
    function HA_cout(
        A: std_logic;
        B: std_logic)
    return std_logic;
    function FA_sum(
        A: std logic:
        B: std_logic;
        C_in: std_logic)
    return std_logic;
    function FA_cout(
        A: std_logic;
        B: std_logic;
        C_in: std_logic)
    return std logic:
end package pack_mult32_MBE_dadda;
package body pack_mult32_MBE_dadda is
    function get_MBE_partial_product (
        multiplicand: std_logic_vector(N-1 downto 0);
        multiplier: std_logic_vector_intrange(N+1 downto -1);
        i: integer)
        return\ partial\_product\_type\ \textbf{is}
        variable temp_partial_product: partial_product_type;
        constant zeros: std_logic_vector(N downto 0):=(others=>'0');
        constant ones: std_logic_vector(N downto 0):=(others=>'1');
        variable multiplicand_by_one: std_logic_vector(N downto 0);
        variable multiplicand_by_two: std_logic_vector(N downto 0);
        variable multiplicand_by_one_neg: std_logic_vector(N downto 0);
        \begin{tabular}{ll} \textbf{variable} & \texttt{multiplicand\_by\_two\_neg:} & \textbf{std\_logic\_vector} (\texttt{N} & \textbf{downto} & \emptyset) \end{tabular}; \\ \end{tabular}
    begin
        \verb| multiplicand_by_one(N-1 | \textbf{downto} | \emptyset) := \verb| multiplicand; |
        multiplicand_by_one(N):='0';
        multiplicand_by_two(0):='0';
        multiplicand_by_two(N downto 1):=multiplicand;
        multiplicand_by_one_neg:= not multiplicand_by_one;
        \verb| multiplicand_by_two_neg:= not multiplicand_by_two;|
        if multiplier(i+1 downto i-1)="000" then
             temp_partial_product.value:=zeros;
             temp_partial_product.sign:='0';
        elsif multiplier(i+1 downto i-1)="001" or multiplier(i+1 downto i-1)="010" then
             temp_partial_product.value:=multiplicand_by_one;
             temp_partial_product.sign:='0';
        elsif multiplier(i+1 downto i-1)="011" then
             temp_partial_product.value:=multiplicand_by_two;
             temp_partial_product.sign:='0';
        elsif multiplier(i+1 downto i-1)="100" then
             temp\_partial\_product.value:=multiplicand\_by\_two\_neg;
             temp_partial_product.sign:='1';
        elsif multiplier(i+1 downto i-1)="101" or multiplier(i+1 downto i-1)="110" then
```

```
temp_partial_product.value:=multiplicand_by_one_neg;
            temp_partial_product.sign:='1';
        elsif multiplier(i+1 downto i-1)="111" then
            {\tt temp\_partial\_product.value:=ones;}
            temp_partial_product.sign:='1';
        end if;
        return temp_partial_product;
    end function get_MBE_partial_product;
    function HA_sum(
        A: std_logic;
B: std_logic)
        return std_logic is
    begin
        return A xor B;
    end function HA_sum;
    function HA_cout(
       A: std_logic;
        B: std_logic)
        return std_logic is
   begin
        return A and B;
    end function HA_cout;
    function FA_sum(
       A: std_logic;
        B: std_logic;
        C_in: std_logic)
        return std_logic is
        return A xor B xor C_in;
    end function FA_sum;
    function FA_cout(
        A: std_logic;
        B: std_logic;
        C_in: std_logic)
        return std_logic is
        return (A and B) or (A and C_in) or (B and C_in);
    end function FA_cout;
end package body pack_mult32_MBE_dadda;
```

```
Listing A.6: reg.vhd
library IEEE;
use IEEE.std_logic_1164.all;
-- register description
entity reg is
                                                                     -- number of bits
-- data input
-- data output
    Generic (N: positive:= 1 );
                 : In std_logic_vector(N-1 downto 0);
: Out std_logic_vector(N-1 downto 0);
    Port( D
             0
                                                                       -- clock signal
             CLK
                    : In
                            std_logic
end entity reg;
architecture behavioral of reg is
begin
    PSYNCH: process(CLK)
        if rising_edge(CLK) then
                                        -- writes the input on the output
        end if;
    end process;
```

end behavioral;

APPENDIX B

Testbench listings

```
Listing B.1: tb_FPmult.v
//'timescale 1 ns
// testbench for the multplier
module tb ();
    wire [31:0] op1;
    wire clk;
    wire [31:0] res;
    wire w_enable;
    FPmul DUT(
        .FP_A(op1),
.FP_B(op1),
        .clk(clk) ,
        .FP_Z(res)
    data_maker data_maker_inst(
        .CLK(clk),
        .DATA(op1),
        .ENDSIM(w_enable)
    data_sink data_sink_inst(
        .CLK(clk),
        .VIN(w_enable),
        .DIN(res)
    clk_gen clk_gen_inst(
        .CLK(clk)
endmodule
```

```
Listing B.2: clk_gen.vhd

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

-- used to generate the clock
entity clk_gen is
port (
```

```
: out std_logic);
end clk_gen;
\begin{tabular}{lll} \textbf{architecture} & \textbf{beh} & \textbf{of} & \textbf{clk\_gen} & \textbf{is} \\ \end{tabular}
     constant Ts : time := 5 ns;
     signal CLK_i : std_logic;
begin
     process
     begin -- process
   if (CLK_i = 'U') then
               CLK_i <= '0';
           else
               CLK_i <= not(CLK_i);</pre>
           end if;
          wait for Ts/2;
     end process;
     CLK <= CLK_i;
end beh;
```

Listing B.3: data_maker.vhd library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; use ieee.std_logic_textio.all; library std; $\textbf{use} \hspace{0.1in} \texttt{std.textio.all} \hspace{0.1in};$ -- Used to read from a file the values and pass them to the DUT entity data_maker is port (CLK : in std_logic; ENDSIM : out std_logic; DATA : out std_logic_vector(31 downto 0)); end data_maker; ${\color{red} \textbf{architecture}} \ \ {\color{blue} \textbf{beh}} \ \ {\color{blue} \textbf{of}} \ \ {\color{blue} \textbf{data_maker}} \ \ {\color{blue} \textbf{is}}$ constant stage_pipeline : integer := 6; -- change this value to write correctly the → output file signal sENDSIM : std_logic; -- goes to 0 when the input file is \hookrightarrow completely read signal vin : std_logic; signal stop_write : std_logic; process (CLK) file fp : text open read_mode is "./fp_samples.hex"; --input file variable ptr : line; variable val : std_logic_vector(31 downto 0); begin if CLK'event and CLK = '1' then if (not(endfile(fp))) then readline(fp, ptr); -- read one value hread(ptr, val); sENDSIM <= '0';</pre> else sENDSIM <= '1'; end if; DATA <= val; end if; end process;

```
validation_write: process(clk)
    variable empty_pipe : integer:= 0;
    variable cc : integer:=0;
    begin
        if rising_edge(clk) then
        cc := cc+1;
            if cc <= stage_pipeline then</pre>
                                                      -- block the writing of first value until the
                \hookrightarrow pipeline is not full
                vin <= '0';
            else
               vin<='1';
            end if;
            if sENDSIM = '1' then
                                                       -- stop the writing when all the operands are
                 \hookrightarrow passed through the pipeline
            empty_pipe := empty_pipe+1;
            end if;
            if empty_pipe >= stage_pipeline then
               stop_write <= '0';
            else
                stop_write <='1';
            end if;
        end if;
   end process validation_write;
   ENDSIM <= vin and stop_write;</pre>
end beh;
```

Listing B.4: data_sink.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_textio.all;
library std;
use std.textio.all;
-- component used to write the results. It write only when the validation signal is equal to 1
entity data_sink is
 port (
   CLK 
            : in std_logic;
                                                     -- clock signal
         : in std_logic; -- validation signal
: in std_logic_vector(31 downto 0)); -- input data
   VTN
   DIN
end data_sink;
architecture beh of data_sink is
begin
    -- write the result in the file result; if it is not present in the folder of the project, it
        \hookrightarrow creates one and write it
    process (CLK)
       file res_fp : text open WRITE_MODE is "./results.txt";
        variable line_out : line;
   begin
       if rising_edge(CLK) then
                                         -- rising clock edge
            if (VIN = '1') then
                write(line_out, DIN);
                writeline(res_fp, line_out);
            end if;
        end if;
   end process;
end beh;
```

Listing B.5: fp_prod.hex 00000000 3dc3910d 0bc80005 3f278ddf 0b100005 3f800000 0c440004 3f278ddf 0da20000 3dc3910d

```
Listing B.7: tb_mult32_MBE_dadda.vhd
library ieee;
use ieee.std_logic_1164.all;
use work.pack_mult32_MBE_dadda.all;
entity tb_mult32_MBE_dadda is
end entity tb_mult32_MBE_dadda;
architecture test of tb_mult32_MBE_dadda is
  component mult32_MBE_dadda is
     port(
       a, b: in std_logic_vector(N-1 downto 0);
       x: out std_logic_vector(2*N-1 downto 0)
     );
  end component mult32_MBE_dadda;
  signal a,b: std_logic_vector(N-1 downto 0);
  signal x: std_logic_vector(2*N-1 downto 0);
  DUT: mult32_MBE_dadda port map(a,b,x);
  stim_proc: process
  begin
     wait for 10 ns;
     wait for 10 ns;
     wait for 10 ns:
     wait for 10 ns;
```

APPENDIX C

Synthesis script listings

```
Listing C.1: script_no_impl.rpt
# Script used to synthesis the floating point multiplier
#preserve name netlist
\textbf{set} \hspace{0.1cm} \texttt{power\_preserve\_rtl\_hier\_name} \hspace{0.1cm} \texttt{true}
#list all possible file used by the block under synthesis
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/reg.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/unpackfp_unpackfp.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/packfp_packfp.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpround_fpround.vhd}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpnormalize\_fpnormalize.vhd\}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpmul_stage4_struct.vhd}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul\_stage3\_struct.vhd\}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul\_stage2\_struct.vhd\}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul\_stage1\_struct.vhd\}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul\_pipeline\_reg.vhd\}
#elaborate top entity
elaborate FPmul -architecture pipeline -library WORK
#****** CONSTRAINT THE SYNTHESIS (timing) *******************
# create a clock signal to constraint the sequential paths
set WCP 1.6
create_clock -name "CLOCK" -period $WCP clk
set_dont_touch_network CLOCK
#clock uncertainty
set_clock_uncertainty 0.07 [get_clocks CLOCK]
ungroup -all -flatten
#compile
compile
#timing and area report
report_timing > timing_no_impl.rpt
report_area > area_no_impl.rpt
```

```
#*****************

#*************

# Script used to synthesis the floating point multiplier

#****************

#preserve name netlist

set power_preserve_rtl_hier_name true

#list all possible file used by the block under synthesis

analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/reg.vhd}

analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/unpackfp_unpackfp.vhd}

analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/packfp_packfp.vhd}

analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/packfp_packfp.vhd}

analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpround_fpround.vhd}
```

```
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpnormalize_fpnormalize.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpmul_stage4_struct.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpmul_stage3_struct.vhd}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul\_stage2\_struct.vhd\}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul\_stage1\_struct.vhd\}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul\_pipeline\_reg.vhd\}
#elaborate top entity
elaborate FPmul -architecture pipeline -library WORK
#****** CONSTRAINT THE SYNTHESIS (timing) *******************
# create a clock signal to constraint the sequential paths
set WCP 4.1
create_clock -name "CLOCK" -period $WCP clk
set\_dont\_touch\_network CLOCK
#clock uncertainty
set_clock_uncertainty 0.07 [get_clocks CLOCK]
ungroup -all -flatten
set_implementation DW02_mult/csa [find cell *mult*]
#compile
compile
#timing and area report
report_timing > timing_CSA.rpt
report_area > area_CSA.rpt
```

Listing C.3: script_PPARCH.rpt # Script used to synthesis the floating point multiplier #preserve name netlist set power_preserve_rtl_hier_name true #list all possible file used by the block under synthesis analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/reg.vhd} $analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/unpackfp_unpackfp.vhd\}$ $analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/packfp_packfp.vhd\}$ analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpround_fpround.vhd} $analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpnormalize_fpnormalize.vhd\}$ analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpmul_stage4_struct.vhd} $analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul_stage3_struct.vhd\}$ analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpmul_stage2_struct.vhd} $analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul_stage1_struct.vhd\}$ $analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul_pipeline_reg.vhd\}$ #elaborate top entity elaborate FPmul -architecture pipeline -library WORK # create a clock signal to constraint the sequential paths **set** WCP 1.60 create clock -name "CLOCK" -period \$WCP clk set_dont_touch_network CLOCK #clock uncertainty set_clock_uncertainty 0.07 [get_clocks CLOCK] ungroup -all -flatten set_implementation DW02_mult/pparch [find cell *mult*] #compile compile

#timing and area report

report_timing > timing_PPARCH.rpt
report_area > area_PPARCH.rpt

```
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/reg.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/unpackfp_unpackfp.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/packfp_packfp.vhd}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpround\_fpround.vhd\}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpnormalize_fpnormalize.vhd}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul\_stage4\_struct.vhd\}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpmul_stage3_struct.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpmul_stage2_struct.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpmul_stage1_struct.vhd}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul\_pipeline\_reg\_stage2.vhd\}
#elaborate top entity
elaborate FPmul -architecture pipeline -library WORK
#******* CONSTRAINT THE SYNTHESIS (timing) *****************
# create a clock signal to constraint the sequential paths
create_clock -name "CLOCK" -period $WCP clk
\verb|set_dont_touch_network| CLOCK|
#clock uncertainty
set_clock_uncertainty 0.07 [get_clocks CLOCK]
ungroup -all -flatten
#compile
compile
#timing and area report
report_timing > timing_additional_reg.rpt
report_area > area_additional_reg.rpt
# optimize_register command
optimize_register
#timing and area report
report_timing > timing_additional_reg_retiming.rpt
report_area > area_additional_reg_retiming.rpt
```

Listing C.5: script_additional_reg_ultra.tcl

```
# Script used to synthesis the floating point multiplier
#preserve name netlist
set power_preserve_rtl_hier_name true
#list all possible file used by the block under synthesis
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/reg.vhd}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/unpackfp\_unpackfp.vhd\}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/packfp_packfp.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpround_fpround.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpnormalize_fpnormalize.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpmul_stage4_struct.vhd}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul\_stage3\_struct.vhd\}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul\_stage2\_struct.vhd\}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul\_stage1\_struct.vhd\}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpmul_pipeline_reg_stage2.vhd}
#elaborate top entity
elaborate FPmul -architecture pipeline -library WORK
#*********** CONSTRAINT THE SYNTHESIS (timing) *****************
# create a clock signal to constraint the sequential paths
set WCP 0.7
create_clock -name "CLOCK" -period $WCP clk
set_dont_touch_network CLOCK
#clock uncertainty
set_clock_uncertainty 0.07 [get_clocks CLOCK]
ungroup -all -flatten
#compile
compile_ultra
#timing and area report
report_timing > timing_additional_reg_ultra.rpt
report_area > area_additioanl_reg_ultra.rpt
#optimize register command
optimize_register
#timing and area report after the reg optimization
report timing > timing additional reg ultra retiming.rpt
```

report_area > area_additional_reg_ultra_retiming.rpt

Listing C.6: script_MBE.tcl # Script used to synthesis the floating point multiplier #****************** #preserve name netlist set power_preserve_rtl_hier_name true #list all possible file used by the block under synthesis analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/reg.vhd} analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/unpackfp_unpackfp.vhd} analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/packfp_packfp.vhd} analyze -library WORK -format vhdl ${\mbox{\sc vhd} \{/\mbox{\sc home/isa25/Desktop/lab2/src/fpround_fpround.vhd}\}}$ $analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpnormalize_fpnormalize.vhd\}$ $analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/pack_mult32_MBE_dadda.vhd\}$ $analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/mult32_MBE_dadda.vhd\}$ $analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul_stage4_struct.vhd\}$ analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpmul_stage3_struct.vhd} analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpmul_stage2_struct_MBE.vhd} analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/src/fpmul_stage1_struct.vhd} $analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/src/fpmul_pipeline_reg.vhd\}$ #elaborate top entity elaborate FPmul -architecture pipeline -library WORK #************ CONSTRAINT THE SYNTHESIS (timing) *************** # create a clock signal to constraint the sequential paths create_clock -name "CLOCK" -period \$WCP clk $set_dont_touch_network$ CLOCK #clock uncertainty set_clock_uncertainty 0.07 [get_clocks CLOCK] ungroup -all -flatten #compile compile_ultra #timing and area report report_timing > timing_report_MBE.rpt report_area > area_report_MBE.rpt

Listing C.7: script_MBE_additional_reg.rpt

```
# This script is used to synthesize the pipeline multiplier
#preserve name netlist
set power_preserve_rtl_hier_name true
#list all possible file used by the block under synthesis
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/syn2_3B/test2_3/reg.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/syn2_3B/test2_3/

→ unpackfp_unpackfp.vhd }

analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/syn2_3B/test2_3/packfp_packfp.vhd}
 analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/syn2\_3B/test2\_3/fpround\_fpround.vhd\} \\ analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/syn2\_3B/test2\_3/fpround\_fpround.vhd\} \\ + (home/isa25/Desktop/lab2/syn2\_3B/test2\_3/fpround\_fpround.vhd) \\ + (home/isa25/Desktop/lab2/syn2\_3B/test2\_3/fpround.vhd) \\ + (home/isa25/Desktop/lab2/syn2\_3/fpround.vhd) \\ + (home/isa25/Desktop/lab2/syn2\_3/fpround.vhd) \\ + (home/isa25/Desktop/lab2/syn2\_3/fpround.vhd
                   → fpnormalize_fpnormalize.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/syn2_3B/test2_3/
                    → pack_mult32_MBE_dadda.vhd}
analyze \ -library \ WORK \ -format \ vhdl \ \{/home/isa25/Desktop/lab2/syn2\_3B/test2\_3/mult32\_MBE\_dadda.vhdle \ -format \ vhdle \ (/home/isa25/Desktop/lab2/syn2\_3B/test2\_3/mult32\_MBE\_dadda.vhdle \ -format \ vhdle \ (/home/isa25/Desktop/lab2/syn2\_3B/test2\_3/mult32\_MBE\_dadda.vhdle \ -format \ vhdle \ (/home/isa25/Desktop/lab2/syn2\_3B/test2\_3/mult32\_MBE\_dadda.vhdle \ (/home/isa25/Desktop/lab2/syn2\_3B/test2\_3/mult32\_MBE\_dadda.vhdle \ (/home/isa25/Desktop/lab2/syn2\_3B/test2\_3/mult32\_MBE\_dadda.vhdle \ (/home/isa25/Desktop/lab2/syn2\_3B/test2\_3/mult32\_MBE\_dadda.vhdle \ (/home/isa25/Desktop/lab2/syn2\_3B/test2\_3/mult32\_MBE\_dadda.vhdle \ (/home/isa25/Desktop/lab2/syn2\_3B/test2\_3/mult32\_MBE\_dadda.vhdle \ (/home/isa25/Desktop/lab2/syn2\_3B/test2\_3/mult32\_3/mult32\_MBE\_dadda.vhdle \ (/home/isa25/Desktop/lab2/syn2\_3B/test2\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32\_3/mult32/mult32\_3/mult32\_3/mult32\_3/mult32/mult32\_3/mult32/mult32/mult32/mult32/mult32/mult32/mult32/mult32/mult32/mult32/mult32/mult32/m
                   → }
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/syn2_3B/test2_3/
                    → fpmul_stage4_struct.vhd}
→ fpmul_stage3_struct.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/syn2_3B/test2_3/
                        → fpmul_stage2_struct.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/syn2_3B/test2_3/
                   → fpmul_stage1_struct.vhd}
analyze -library WORK -format vhdl {/home/isa25/Desktop/lab2/syn2_3B/test2_3/fpmul_pipeline.vhd}
```

```
#elaborate top entity
# create a clock signal to constraint the sequential paths
set WCP 0.7
create_clock -name "CLOCK" -period $WCP clk
set_dont_touch_network CLOCK
#clock uncertainty
set_clock_uncertainty 0.07 [get_clocks CLOCK]
ungroup -all -flatten
#compile
{\tt compile\_ultra}
#timing and area report
report_timing > timing_report_MBE_BORU.rpt
report_area -hierarchy > area_report_MBE_BORU.rpt
optimize_register
#timing and area report
report_timing > timing_report_MBE_AORU.rpt
report_area -hierarchy > area_report_MBE_AORU.rpt
```

APPENDIX D

Synthesis report listings

```
Listing D.1: resource\_no\_impl.rpt
Report : resources
Design : FPmul
Version: 0-2018.06-SP4
Date : Mon Dec 2 17:56:08 2019
Resource Sharing Report for design FPmul in file
     /home/isa25/Desktop/lab2/src/fpmul_stage1_struct.vhd
______
| | Contained | | | Resource | Module | Parameters | Resources | Contained Operations |
| r347 | DW01_add | width=8 | | add_1_root_I2/add_126_2 | | r347 | DW01_inc | width=25 | | I3/I11/add_45 | | | r349 | DW01_add | width=8 | | I3/I9/add_41_aco | | r351 | DW01_add | width=8 | | I4/I1/add_41_aco | | r931 | DW_mult_uns | a_width=32 | | I2/mult_134 | | | | | b_width=32 | | |
Implementation Report
       | Current | Set |
| Module | Implementation | Implementation |
______
```

```
Version: 0-2018.06-SP4
Date : Mon Dec 2 17:49:37 2019
*********
Library(s) Used:
     NangateOpenCellLibrary (File: /software/dk/nangate45/synopsys/
          → NangateOpenCellLibrary_typical_ecsm_nowlm.db)
Number of ports:
Number of nets:
                                                2634
Number of cells:
                                               2201
                                              1937
Number of combinational cells:
Number of sequential cells:
Number of macros/black boxes:
                                              243
Number of buf/inv:
                                                 322
Number of references:
Combinational area: 2861.894003
Buf/Inv area: 232.217999
Noncombinational area: 1137.149965
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (Wire load has zero net area)
Total cell area: undefined
                                       3999.043968
```

```
Listing D.3: timing_no_impl.rpt
Information: Updating design information... (UID-85)
**********
Report : timing
      -path full
      -delay max
      -max paths 1
Design : FPmul
Version: 0-2018.06-SP4
Date : Mon Dec 2 17:49:37 2019
**********
Operating Conditions: typical Library: NangateOpenCellLibrary
Wire Load Model Mode: top
 Startpoint: I1/A_SIG_reg[8]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: I2/SIG_in_reg[27]
          (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max
  Des/Clust/Port Wire Load Model
                                     Library
  FPmul 5K_hvratio_1_1 NangateOpenCellLibrary
  clock CLOCK (rise edge)
                                                           0.00
0.00 r
0.08 f
  clock network delay (ideal)
                                                   0.00
  I1/A_SIG_reg[8]/CK (DFF_X1)
                                                   0.00
  I1/A_SIG_reg[8]/Q (DFF_X1)
                                                   0.08
                                                             0.08 f
  I2/mult_134/a[8] (FPmul_DW_mult_uns_1)
                                                   0.00
  I2/mult_134/U3244/ZN (INV_X2)
                                                   0.06
                                                             0.14 r
  I2/mult_134/U2556/ZN (INV_X1)
                                                   0.03
                                                             0.17 f
  I2/mult_134/U2527/ZN (XNOR2_X1)
                                                   0.06
                                                              0.23 f
  I2/mult_134/U2753/ZN (AND3_X1)
                                                   0.05
                                                            0.29 f
  I2/mult_134/U1762/Z (BUF_X4)
                                                   0.06
                                                             0.35 f
                                                    0.12
  I2/mult_134/U2408/ZN (A0I222_X1)
                                                            0.47 r
```

```
I2/mult_134/U2885/ZN (OAI21_X1)
                                                        0.04
                                                                   0.51 f
 I2/mult_134/U2407/Z (XOR2_X1)
                                                        0.07
                                                                   0.58 f
 I2/mult_134/U644/C0 (HA_X1)
                                                        0.06
                                                                  0.64 f
 I2/mult_134/U640/CO (FA_X1)
                                                                   0.73 f
                                                        0.09
 I2/mult_134/U635/S (FA_X1)
                                                        0.13
                                                                   0.86 r
 I2/mult_134/U634/S (FA_X1)
                                                        0.11
                                                                   0.98 f
  I2/mult_134/U2137/ZN (AND2_X1)
                                                                   1.02 f
                                                        0.04
 I2/mult_134/U2746/ZN (A0I21_X1)
                                                        0.04
                                                                   1.06 r
 I2/mult_134/U2745/ZN (OAI21_X1)
                                                        0.03
                                                                   1.09 f
 I2/mult_134/U3064/ZN (A0I21_X1)
                                                        0.04
                                                                   1.14 r
 I2/mult_134/U2636/ZN (OAI21_X1)
                                                        0.03
                                                                   1.17 f
 I2/mult 134/U2011/ZN (AND2 X1)
                                                        0 04
                                                                   1 21 f
                                                        0.05
 I2/mult_134/U1957/ZN (NOR2_X1)
                                                                  1.25 r
  I2/mult_134/U3038/ZN (OAI21_X1)
                                                        0.04
                                                                   1.29 f
 I2/mult_134/U2006/ZN (A0I21_X1)
                                                        0.05
                                                                   1.35 r
  I2/mult_134/U3212/ZN (OAI21_X1)
                                                        0.04
                                                                   1.38 f
 I2/mult_134/U3211/ZN (A0I21_X1)
                                                       0.04
                                                                  1.43 r
 I2/mult_134/U2040/ZN (XNOR2_X1)
                                                        0.06
                                                                   1.49 r
 I2/mult_134/product[47] (FPmul_DW_mult_uns_1)
                                                        0.00
                                                                   1.49 r
 I2/SIG_in_reg[27]/D (DFF_X1)
                                                       0.01
                                                                   1.50 r
 data arrival time
                                                                   1.50
  clock CLOCK (rise edge)
                                                        1.60
 clock network delay (ideal)
                                                        0.00
                                                                   1.60
 clock uncertainty
                                                        -0.07
                                                                   1.53
 I2/SIG_in_reg[27]/CK (DFF_X1)
                                                       0.00
                                                                   1.53 r
 library setup time
                                                       -0.03
                                                                   1.50
 data required time
                                                                   1.50
 data required time
 data arrival time
 slack (MET)
                                                                   0.00
1
```

```
Listing D.4: resource_CSA.rpt
***********
Report : resources
Design : FPmul
Version: 0-2018.06-SP4
Date : Mon Dec 2 18:06:18 2019
**********
Resource Sharing Report {f for} design FPmul in {f file}
   /home/isa25/Desktop/lab2/src/fpmul_stage1_struct.vhd
______
| | Contained | Resource | Module | Parameters | Resources |
                          | Contained Operations |
______
_______
Implementation Report
______
         | Current | Set |
| Module | Implementation | Implementation |
______
| add_1_root_I2/add_126_2 |
                          1
```

```
Listing D.5: area_CSA.rpt
Report : area
Design : FPmul
Version: 0-2018.06-SP4
Date : Mon Dec 2 18:56:43 2019
**********
Library(s) Used:
    NangateOpenCellLibrary (File: /software/dk/nangate45/synopsys/
        → NangateOpenCellLibrary_typical_ecsm_nowlm.db)
Number of ports:
                                          490
Number of nets:
                                        3095
Number of cells:
                                         2262
Number of combinational cells:
                                       1991
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
                                          217
Number of references:
                                           25
Combinational area: 3710.966004
                           153.215998
1140.341965
Buf/Inv area:
Noncombinational area: 1140.341965
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (Wire load has zero net area)
Total cell area:
                                  4851.307970
                         undefined
Total area:
```

```
Listing D.6: timing_CSA.rpt
Information: Updating design information... (UID-85)
**********
Report : timing
       -path full
       -delay max
       -max paths 1
Design : FPmul
Version: 0-2018.06-SP4
Date : Mon Dec 2 18:56:42 2019
**********
Operating Conditions: typical Library: NangateOpenCellLibrary
Wire Load Model Mode: top
 Startpoint: I1/A_SIG_reg[0]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: I2/SIG_in_reg[27]
          (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max
  Des/Clust/Port Wire Load Model
                                     Librarv
```

mul	5K_hvratio_1_1 Nam	gateOpenCellLibrary	
oint		Incr	Path
 . ock CLOCK (r	ise edge)	0.00	0.00
•	delay (ideal)	0.00	0.00
)]/CK (SDFF_X1)	0.00	0.00 r
)]/Q (SDFF_X1)	0.07	0.07 f
	[0] (FPmul_DW02_mult_0)	0.00	0.07 f
	586/ZN (INV_X1)	0.05	0.11 r
?/mult_134/U1	144/ZN (NOR2_X1)	0.03	0.15 f
2/mult_134/S0)_21/S (FA_X1)	0.13	0.28 r
?/mult_134/S2	2_2_20/S (FA_X1)	0.11	0.39 f
?/mult_134/S2	2_3_19/S (FA_X1)	0.13	0.53 r
?/mult_134/S2	2_4_18/S (FA_X1)	0.11	0.64 f
?/mult_134/S2	2_5_17/S (FA_X1)	0.13	0.77 r
?/mult_134/S2	2_6_16/S (FA_X1)	0.11	0.89 f
?/mult_134/S2	2_7_15/S (FA_X1)	0.13	1.02 r
?/mult_134/S2	2_8_14/S (FA_X1)	0.11	1.13 f
?/mult_134/S2	2_9_13/S (FA_X1)	0.13	1.27 r
?/mult_134/S2	2_10_12/S (FA_X1)	0.11	1.38 f
2/mult_134/S2	2_11_11/S (FA_X1)	0.13	1.52 r
/mult_134/S2	2_12_10/S (FA_X1)	0.11	1.63 f
	2_13_9/C0 (FA_X1)	0.09	1.72 f
/mult_134/S2	2_14_9/CO (FA_X1)	0.11	1.83 f
	2_15_9/CO (FA_X1)	0.11	1.93 f
/mult_134/S2	2_16_9/CO (FA_X1)	0.11	2.04 f
?/mult_134/S2	2_17_9/CO (FA_X1)	0.11	2.14 f
/mult_134/S2	2_18_9/CO (FA_X1)	0.11	2.25 f
/mult_134/S2	2_19_9/CO (FA_X1)	0.11	2.36 f
/mult_134/S2	2_20_9/CO (FA_X1)	0.11	2.46 f
/mult_134/S2	2_21_9/C0 (FA_X1)	0.11	2.57 f
/mult_134/S2	2_22_9/C0 (FA_X1)	0.11	2.67 f
?/mult_134/S2	2_23_9/S (FA_X1)	0.14	2.81 f
/mult_134/U4	100/Z (XOR2_X1)	0.08	2.89 f
/mult_134/U1	30/ZN (AND2_X1)	0.04	2.93 f
/mult_134/S2	2_26_7/S (FA_X1)	0.14	3.07 r
/mult_134/U7	2/ZN (NAND2_X1)	0.03	3.11 f
/mult_134/U2	P/ZN (INV_X2)	0.03	3.14 r
/mult_134/U5	505/Z (XOR2_X1)	0.08	3.22 r
2/mult_134/U5	506/Z (XOR2_X1)	0.08	3.30 r
/mult_134/U5	507/Z (XOR2_X1)	0.08	3.38 r
/mult_134/U5	503/Z (XOR2_X1)	0.08	3.46 r
/mult_134/U5	515/Z (XOR2_X1)	0.08	3.53 r
?/mult_134/FS	S_1/A[32] (FPmul_DW01_add_2)	0.00	3.53 r
/mult_134/FS	S_1/U102/ZN (AND2_X1)	0.06	3.59 r
/mult_134/FS	S_1/U96/ZN (A0I21_X1)	0.03	3.62 f
/mult_134/FS	S_1/U94/ZN (OAI21_X1)	0.04	3.66 r
	S_1/U86/ZN (A0I21_X1)	0.03	3.69 f
	S_1/U84/ZN (OAI21_X1)	0.05	3.74 r
	S_1/U76/ZN (A0I21_X1)	0.03	3.77 f
	S_1/U20/ZN (OAI21_X1)	0.05	3.83 r
	S_1/U4/ZN (A0I21_X1)	0.03	3.86 f
	S_1/U65/ZN (OAI21_X1)	0.04	3.90 r
	S_1/U16/ZN (A0I21_X1)	0.03	3.93 f
	S_1/U55/ZN (OAI21_X1)	0.04	3.97 r
	S_1/U48/ZN (A0I21_X1)	0.03	4.00 f
	S_1/U21/ZN (OAI21_X1)	0.04	4.04 r
	S_1/U44/ZN (A0I21_X1)	0.03	4.07 f
	S_1/U30/ZN (XNOR2_X1)	0.05	4.12 f
	S_1/SUM[45] (FPmul_DW01_add_2)	0.00	4.12 f
	RODUCT[47] (FPmul_DW02_mult_0)	0.00	4.12 f
/SIG_in_reg[ta arrival t	[27]/D (DFF_X1) :ime	0.01	4.13 f 4.13
l ock CLOCK (r	rise edge)	4.25	4.25
	delay (ideal)	0.00	4.25
l ock uncertai		-0.07	4.18
	[27]/CK (DFF_X1)	0.00	4.18 r
brary setup		-0.04	4.14
	time		

```
data required time 4.14
data arrival time -4.13
slack (MET) 0.01
```

```
Listing D.7: resource_PPARCH.rpt
**********
Report : resources
Design : FPmul
Version: 0-2018.06-SP4
Date : Mon Dec 2 18:40:01 2019
Resource Sharing Report for design FPmul in file
   /home/isa25/Desktop/lab2/src/fpmul_stage1_struct.vhd
______
| | | | Contained | Resource | Module | Parameters | Resources |
                           | Contained Operations |
______
______
Implementation Report
______
          | Current
                           | Set
     I
                   | Implementation
                              | Implementation |
_____
| I2/mult_134 | DW02_mult | pparch (area, speed) | pparch
                   | mult_arch: benc_radix4
| I3/I11/add_45 | DW01_inc
                   | pparch (area,speed)
| add_1_root_I2/add_126_2
          .126_2 |
| DW01_add | rp1
_______
```

```
Number of cells:
                                             2184
                                           1919
Number of combinational cells:
Number of sequential cells:
                                             243
Number of macros/black boxes:
                                                0
Number of buf/inv:
                                               310
Number of references:
                                   2849.924004
Combinational area:
Buf/Inv area:
                                       223.705999
Noncombinational area: 1137.149965
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (Wire load has zero net area)
Total cell area:
                                     3987.073968
                           undefined
Total area:
```

```
Listing D.9: timing_PPARCH.rpt
Information: Updating design information... (UID-85)
**********
Report : timing
      -path full
      -delay max
      -max_paths 1
Design : FPmul
Version: 0-2018.06-SP4
Date : Mon Dec 2 19:00:03 2019
*********
Operating Conditions: typical Library: NangateOpenCellLibrary
Wire Load Model Mode: top
 Startpoint: I1/B_SIG_reg[7]
            (rising edge-triggered flip-flop clocked by CLOCK)
 Endpoint: I2/SIG_in_reg[23]
          (rising edge-triggered flip-flop clocked by CLOCK)
 Path Group: CLOCK
 Path Type: max
 Des/Clust/Port Wire Load Model
                                     Library
 FPmul
                 5K_hvratio_1_1
                                     NangateOpenCellLibrary
 Point
                                                             Path
                                                    Incr
          ______
 clock CLOCK (rise edge)
                                                   0.00 0.00
 clock network delay (ideal)
                                                    0.00
                                                              0.00
 I1/B_SIG_reg[7]/CK (DFF_X1)
                                                    0.00
                                                              0.00 r
 I1/B_SIG_reg[7]/Q (DFF_X1)
                                                   0.10
                                                              0.10 r
 I2/mult_134/B[7] (FPmul_DW02_mult_1)
                                                   0.00
                                                              0.10 r
 I2/mult_134/U3103/ZN (NOR2_X1)
                                                   0.04
                                                              0.14 f
 I2/mult_134/U2740/ZN (NOR2_X1)
                                                   0.06
                                                              0.19 r
 I2/mult_134/U2611/ZN (NAND2_X1)
                                                   0.03
                                                              0.22 f
 I2/mult_134/U2511/ZN (OAI21_X1)
                                                   0.07
                                                              0.29 r
 I2/mult_134/U2512/ZN (INV_X1)
                                                   0.04
                                                              0.33 f
 I2/mult_134/U3217/ZN (OAI21_X1)
                                                   0.05
                                                              0.38 r
 I2/mult_134/U2818/ZN (XNOR2_X1)
                                                    0.06
                                                              0.44 r
 I2/mult_134/U2582/ZN (INV_X1)
                                                   0.03
                                                             0.48 f
 I2/mult_134/U3206/ZN (OAI21_X1)
                                                              0.52 r
                                                    0.05
 I2/mult_134/U1757/ZN (XNOR2_X1)
                                                   0.06
                                                              0.58 r
 I2/mult_134/U504/S (FA_X1)
                                                    0.12
                                                              0.70 f
 I2/mult_134/U502/CO (FA_X1)
                                                    0.09
                                                              0.79 f
 I2/mult_134/U496/S (FA_X1)
                                                    0.13
                                                              0.93 r
 I2/mult_134/U495/S (FA_X1)
                                                    0.11
                                                              1.04 f
 I2/mult_134/U1937/ZN (OR2_X1)
                                                    0.06
                                                              1.10 f
 I2/mult_134/U2735/ZN (NAND2_X1)
                                                    0.04
                                                              1.15 r
 I2/mult_134/U3202/ZN (OAI21_X1)
                                                    0.03
                                                              1.18 f
```

```
I2/mult_134/U3111/ZN (A0I21_X1)
                                                       0.05
                                                                  1.23 r
I2/mult_134/U3174/ZN (OAI21_X1)
                                                       0.04
                                                                  1.27 f
I2/mult_134/U1930/ZN (A0I21_X1)
                                                      0.07
                                                                  1.34 r
I2/mult_134/U2466/ZN (INV_X1)
                                                                  1.38 f
                                                       0.04
I2/mult_134/U3160/ZN (A0I21_X1)
                                                       0.05
                                                                  1.43 r
I2/mult_134/U2012/ZN (XNOR2_X1)
                                                       0.06
                                                                  1.49 r
I2/mult_134/PRODUCT[43] (FPmul_DW02_mult_1)
                                                       0.00
                                                                  1.49 r
I2/SIG_in_reg[23]/D (DFF_X1)
                                                       0.01
                                                                  1.50 r
data arrival time
                                                                  1.50
clock CLOCK (rise edge)
                                                       1.60
                                                                  1.60
clock network delay (ideal)
                                                       0 00
                                                                  1 60
clock uncertainty
                                                      -0.07
                                                                  1.53
I2/SIG_in_reg[23]/CK (DFF_X1)
                                                      0.00
                                                                  1.53 r
library setup time
                                                      -0.03
                                                                  1.50
data required time
data required time
                                                                  1.50
data arrival time
                                                                 -1.50
slack (MET)
                                                                  0.00
```

```
Listing D.10: area\_additional\_reg.rpt
Report : area
Design : FPmul
Version: 0-2018.06-SP4
Date : Fri Dec 13 12:19:27 2019
**********
Library(s) Used:
    NangateOpenCellLibrary (File: /software/dk/nangate45/synopsys/
        → NangateOpenCellLibrary_typical_ecsm_nowlm.db)
                                         301
Number of ports:
Number of nets:
                                        2696
Number of cells:
                                        2179
Number of combinational cells:
                                       1874
Number of sequential cells:
                                        283
Number of macros/black boxes:
Number of buf/inv:
                                         354
Number of references:
                                          27
Combinational area: 2973.614009
Buf/Inv area:
                                 231.420000
Noncombinational area: 1326.541959
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (Wire load has zero net area)
                                 4300.155969
Total cell area:
                         undefined
Total area:
```

```
-delay max
       -max paths 1
Design : FPmul
Version: 0-2018.06-SP4
Date : Fri Dec 13 12:19:27 2019
*********
Operating Conditions: typical Library: NangateOpenCellLibrary
Wire Load Model Mode: top
 Startpoint: I1/A_SIG_reg[19]
             (rising edge-triggered flip-flop clocked by CLOCK)
 Endpoint: I2/SIG_in_reg[21]
           (rising edge-triggered flip-flop clocked by CLOCK)
 Path Group: CLOCK
 Path Type: max
 Des/Clust/Port Wire Load Model
                                        Library
          5K_hvratio_1_1
 FPmul
                                      NangateOpenCellLibrary
 Point
                                                       Incr
                                                                 Path
                                                      0.00 0.00
0.00 0.00
0.00 0.00 r
 clock CLOCK (rise edge)
 clock network delay (ideal)
I1/A_SIG_reg[19]/CK (DFF_X1)
 I1/A_SIG_reg[19]/Q (DFF_X1)
                                                      0.10
                                                                 0.10 r
 I2/mult_134/a[19] (FPmul_DW_mult_uns_2)
                                                       0.00
                                                                 0.10 r
 I2/mult_134/U2765/ZN (XNOR2_X1)
                                                      0.07
                                                                 0.17 r
 I2/mult_134/U1646/Z (BUF_X1)
                                                       0.04
                                                                  0.21 r
 I2/mult_134/U1667/ZN (NAND2_X1)
                                                      0.05
                                                                 0.26 f
 I2/mult_134/U2578/ZN (OAI22_X1)
                                                       0.06
                                                                  0.32 r
 I2/mult_134/U645/S (FA_X1)
                                                       0.13
                                                                 0.45 f
 I2/mult_134/U640/CO (FA_X1)
                                                                 0.54 f
                                                       0.09
 I2/mult_134/U627/S (FA_X1)
                                                       0.15
                                                                 0.69 r
 I2/mult_134/U625/S (FA_X1)
                                                       0.12
                                                                 0.80 f
                                                                 0.94 r
 I2/mult_134/U624/S (FA_X1)
                                                       0.14
 I2/mult_134/U1693/ZN (NOR2_X1)
                                                      0.03
                                                                 0.97 f
  I2/mult_134/U2511/ZN (NOR2_X1)
                                                       0.05
                                                                  1.02 r
 I2/mult_134/U2681/ZN (NAND2_X1)
                                                      0.04
                                                                 1.05 f
 I2/mult_134/U2506/ZN (OAI21_X1)
                                                       0.08
                                                                  1.14 r
 I2/mult_134/U2523/ZN (A0I21_X1)
                                                      0.05
                                                                 1.19 f
 I2/mult_134/U2858/ZN (OAI21_X1)
                                                       0.05
                                                                 1.24 r
 I2/mult_134/U2608/ZN (XNOR2_X1)
                                                       0.06
                                                                 1.29 r
 I2/mult_134/product[41] (FPmul_DW_mult_uns_2)
                                                       0.00
                                                                 1.29 r
  I2/SIG_in_reg[21]/D (DFF_X1)
                                                       0.01
                                                                  1.30 r
 data arrival time
                                                                 1.30
                                                      0.70 0.70
0.00 0.70
 clock CLOCK (rise edge)
 clock network delay (ideal)
 clock uncertainty
                                                       -0.07
                                                                  0.63
 I2/SIG_in_reg[21]/CK (DFF_X1)
                                                       0 00
                                                                 0.63 r
 library setup time
                                                      -0.03
                                                                 0.60
 data required time
                                                                  0.60
 data required time
 data arrival time
                                                                 -1.30
 slack (VIOLATED)
                                                                 -0.71
```

${\bf Listing~D.12:~area_additional_reg_retiming.rpt}$

Report : area Design : FPmul

```
Version: 0-2018.06-SP4
Date : Fri Dec 13 12:22:05 2019
*********
Library(s) Used:
     NangateOpenCellLibrary (File: /software/dk/nangate45/synopsys/
          → NangateOpenCellLibrary_typical_ecsm_nowlm.db)
Number of ports:
Number of nets:
                                                2922
Number of cells:
                                               2372
                                              1807
Number of combinational cells:
Number of sequential cells:
Number of macros/black boxes:
                                               546
Number of buf/inv:
                                                 221
Number of references:
Combinational area: 2933.714008
Buf/Inv area: 128.478000
Noncombinational area: 2472.735911
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (Wire load has zero net area)
Total cell area: undefined
                                        5406.449919
```

```
Listing D.13: timing_additional_reg_retiming.rpt
Information: Updating design information... (UID-85)
**********
Report : timing
      -path full
      -delay max
      -max paths 1
Design : FPmul
Version: 0-2018.06-SP4
Date : Fri Dec 13 12:22:05 2019
**********
Operating Conditions: typical Library: NangateOpenCellLibrary
Wire Load Model Mode: top
 Startpoint: I2/mult_134/CLOCK_r_REG408_S1
            (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: I2/mult_134/CLOCK_r_REG219_S2
          (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max
  Des/Clust/Port Wire Load Model
                                     Library
  FPmul 5K_hvratio_1_1 NangateOpenCellLibrary
  clock CLOCK (rise edge)
                                                           0.00
  clock network delay (ideal)
                                                   0.00
  I2/mult_134/CLOCK_r_REG408_S1/CK (DFF_X1)
                                                  0.00
0.14
                                                              0.00 r
                                                             0.14 r
  I2/mult_134/CLOCK_r_REG408_S1/Q (DFF_X1)
  I2/mult_134/U2182/ZN (XNOR2_X1)
                                                   0.08
                                                             0.22 r
  I2/mult_134/U2717/ZN (OAI22_X1)
                                                    0.04
                                                              0.26 f
  I2/mult_134/U598/CO (FA_X1)
                                                    0.09
                                                              0.36 f
  I2/mult_134/U586/CO (FA_X1)
                                                    0.10
                                                              0.46 f
                                                    0.13
  I2/mult_134/U574/S (FA_X1)
                                                             0.59 r
  I2/mult_134/CLOCK_r_REG219_S2/D (DFF_X1)
                                                              0.60 r
                                                    0.01
  data arrival time
                                                              0.60
```

```
clock CLOCK (rise edge)
                                                            0.70
                                                                        0.70
clock network delay (ideal)
                                                            0.00
                                                                        0.70
clock uncertainty
                                                           -0.07
                                                                        0.63
I2/mult_134/CLOCK_r_REG219_S2/CK (DFF_X1)
                                                            0.00
                                                                        0.63 r
{\bf library} \ \ {\tt setup} \ \ {\bf time}
                                                           -0.03
                                                                        0.60
data required time
data required time
data arrival time
                                                                        -0.60
slack (MET)
                                                                        0 00
```

```
Listing D.14: area_additional_reg_ultra.rpt
Report : area
Design : FPmul
Version: 0-2018.06-SP4
Date : Thu Dec 12 14:57:40 2019
**********
Library(s) Used:
    NangateOpenCellLibrary (File: /software/dk/nangate45/synopsys/
        → NangateOpenCellLibrary_typical_ecsm_nowlm.db)
                                         97
Number of ports:
                                       2824
Number of nets:
Number of cells:
                                        2514
Number of combinational cells:
                                      2227
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
                                         293
Number of references:
                                          46
                        3122.041990
Combinational area:
Buf/Inv area:
                                 197.638000
                           1303.399957
Noncombinational area: 1303.399957
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (Wire load has zero net area)
Total cell area:
                                 4425.441947
                         undefined
Total area:
```

```
Startpoint: I1/A_SIG_reg[17]
               (rising edge-triggered flip-flop clocked by {\tt CLOCK})
Endpoint: I2/SIG_in_reg[15]
             (rising edge-triggered flip-flop clocked by CLOCK)
Path Group: CLOCK
Path Type: max
Des/Clust/Port
                       Wire Load Model
                                                    Library
            5K_hvratio_1_1 NangateOpenCellLibrary
FPmul
Point
                                                    Incr
                                                                 Path

      clock
      CLOCK (rise edge)
      0.00
      0.00

      clock
      network
      delay (ideal)
      0.00
      0.00

      I1/A_SIG_reg[17]/CK (DFF_X1)
      0.00
      0.00 r
      r

      I1/A_SIG_reg[17]/QN (DFF_X1)
      0.08
      0.08 r
      0.08 r

      U363/ZN (XNOR2_X1)
      0.07
      0.15 r

                                                   0.04
0.04
0.07
0.07
U1185/ZN (NAND2_X1)
                                                                  0.19 f
U1202/Z (BUF_X2)
                                                                  0.23 f
U1434/ZN (OAI22_X1)
                                                                  0.30 r
U1436/ZN (XNOR2_X1)
                                                                  0.37 r
U1438/ZN (XNOR2_X1)
                                                   0.04
                                                                 0.41 f
                                                   0.11
U1481/C0 (FA_X1)
                                                                  0.51 f
U1781/S (FA_X1)
                                                                 0.64 f
                                                   0.11
0.06
U1774/CO (FA_X1)
                                                                  0.75 f
U1777/ZN (XNOR2_X1)
                                                                  0.81 f
                                                  0.06
0.03
0.03
0.05
                                                                 0.87 f
U1787/ZN (XNOR2_X1)
U1813/ZN (NAND2_X1)
                                                                  0.91 r
U1815/ZN (OAI21_X1)
                                                                0.94 f
U1819/ZN (A0I21_X1)
                                                                  0.99 r
                                                   0.03
U1827/ZN (OAI21_X1)
                                                                  1.02 f
1.08 r
                                                                  1.14 r
                                                                  1.18 f
                                                                   1.23 f
                                                                  1.24 f
data arrival time
                                                                   1.24
                                                  0.70
0.00
-0.07
clock CLOCK (rise edge)
                                                                   0.70
clock network delay (ideal)
clock uncertainty
                                                                  0.70

      clock uncertainty
      -0.07

      I2/SIG_in_reg[15]/CK (DFF_X1)
      0.00

      library setup time
      -0.04

                                                                  0.63
                                                                   0.63 r
library setup time
                                                                   0.59
data required time
                                                                   0.59
data required time
                                                                  -1.24
data arrival time
slack (VIOLATED)
                                                                  -0.65
```



```
Number of ports:
                                                   97
                                                 3016
Number of nets:
Number of cells:
                                                 2681
Number of combinational cells:
                                                 2208
Number of sequential cells:
Number of macros/black boxes:
                                                473
Number of buf/inv:
Number of references:
Combinational area:
                                      3089.057988
Buf/Inv area
                                         125.286000
Noncombinational area: 2156.461925
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (Wire load has zero net area)
Total cell area:
                                        5245.519913
                                undefined
Total area:
```

```
Listing D.17: timing_additional_reg_ultra_retiming.rpt
Information: Updating design information... (UID-85)
**********
Report : timing
        -path full
-delay max
        -max_paths 1
Design : FPmul
Version: 0-2018.06-SP4
Date : Thu Dec 12 14:58:27 2019
Operating Conditions: typical Library: NangateOpenCellLibrary
Wire Load Model Mode: top
  Startpoint: CLOCK_r_REG462_S1
               (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: CLOCK_r_REG421_S2
             (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max
  Des/Clust/Port Wire Load Model Library
  FPmul
                     5K_hvratio_1_1
                                             NangateOpenCellLibrary
                                               Incr
  Clock CLOCK (rise edge) 0.00 0.00

clock network delay (ideal) 0.00 0.00

CLOCK_r_REG462_S1/CK (DFF_X2) 0.00 0.00

CLOCK_r_REG462_S1/Q (DFF_X2) 0.14 0.14

U827/ZN (XNOR2_X1) 0.08 0.22

U854/ZN (0AI22_X1) 0.04 0.27

U913/S (FA_X1) 0.15 0.42
                                                           0.00 r
                                                           0.14 r
                                                           0.22 r
                                                           0.27 f
                                                           0.42 r
                                              0.11
0.05
  U919/S (FA_X1)
                                                           0.53 f
  U915/ZN (OR2_X1)
                                                           0.58 f
                                             0.01
  CLOCK_r_REG421_S2/D (DFF_X1)
                                                           0.59 f
  data arrival time
                                                           0.59
                                             0.70
0.00
  clock CLOCK (rise edge)
                                                           0.70
  clock CLOCK (rise edge)
clock network delay (ideal)
                                                            0.70
  clock uncertainty
                                              -0.07
                                                            0.63
                                    0.00
-0.04
  CLOCK_r_REG421_S2/CK (DFF_X1)
                                                            0.63 r
  library setup time
                                                            0.59
                                                           0.59
  data required time
```

```
Listing D.18: area_MBE.rpt
Report : area
Design : FPmul
Version: 0-2018.06-SP4
Date : Fri Dec 13 02:54:23 2019
*********
Library(s) Used:
    NangateOpenCellLibrary (File: /software/dk/nangate45/synopsys/
          → NangateOpenCellLibrary_typical_ecsm_nowlm.db)
{\tt Number\ of\ ports:}
                                                97
Number of nets:
                                            3937
Number of cells:
                                            3651
                                           3401
243
Number of combinational cells:
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
                                              618
Number of references:
                                                42
Combinational area: 3997.979995
Buf/Inv area: 370.006001
Noncombinational area: 1116.933961
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (Wire load has zero net area)
                                     5114.913956
Total cell area:
                       undefined
Total area:
```

```
Listing D.19: timing\_MBE.rpt
Information: Updating design information... (UID-85)
Report : timing
      -path full
      -delay max
      -max_paths 1
Design : FPmul
Version: 0-2018.06-SP4
Date : Fri Dec 13 02:54:23 2019
**********
Operating Conditions: typical Library: NangateOpenCellLibrary
Wire Load Model Mode: top
 Startpoint: I1/B_SIG_reg[13]
             (rising edge-triggered flip-flop clocked by CLOCK)
 Endpoint: I2/SIG_in_reg[22]
          (rising edge-triggered flip-flop clocked by CLOCK)
 Path Group: CLOCK
 Path Type: max
```

clock CLOCK (rise edge)	FPmul	5K_hvratio_1_1	NangateOpenCellLibrary			
clock CLOCK (rise edge) 0.00 0.00 0.00 clock network delay (ideal) 0.00 0.00 II/B_SIG_reg[13]/C (DFF_XI) 0.00 0.00 II/B_SIG_reg[13]/Q (DFF_XI) 0.10 0.10 U1680/Z (BUF_XI) 0.07 0.17 U2405/ZN (NOR2_XI) 0.04 0.20 U1663/Z (BUF_XI) 0.07 0.27 U2221/ZN (NND2_XI) 0.05 0.33 U2225/ZN (NAD2_XI) 0.04 0.37 U4036/ZN (MAND2_XI) 0.04 0.37 U4036/ZN (MAND2_XI) 0.04 0.47 U4037/ZN (OA121_XI) 0.04 0.44 U4037/ZN (OA121_XI) 0.04 0.48 U2524/ZN (INV_XI) 0.03 0.65 U2524/ZN (INV_XI) 0.03 0.65 U2524/ZN (INV_XI) 0.03 0.68 U2643/ZN (MAND3_XI) 0.05 0.73 U2819/ZN (XNOR2_XI) 0.06 0.85 U2819/ZN (XNOR2_XI) 0.06 0.85 U2829/ZN (XNOR2_XI) 0.06 0.85	Point					
Clock network delay (ideal) 0.00 0.00 0.00 11/B_SIG_reg[13]/CK (DFF_XI) 0.10 0.10 0.10 0.10 0.20 0.						
I1/B_SIG_reg[13]/Q (DFF_X1) 0.00 0.00 r I1/B_SIG_reg[13]/Q (DFF_X1) 0.10 0.10 r U1680/Z (BUF_X1) 0.04 0.20 f U1663/Z (BUF_X1) 0.04 0.20 f U1063/Z (BUF_X1) 0.05 0.33 f U2221/ZN (AND2_X1) 0.04 0.37 r U4032/ZN (NAND2_X1) 0.04 0.37 r U4032/ZN (NAND2_X1) 0.04 0.44 r U4037/ZN (0A121_X1) 0.04 0.44 r U4037/ZN (0A121_X1) 0.04 0.48 f U10524/ZN (NAND2_X1) 0.04 0.44 r U2524/ZN (INV,X1) 0.03 0.65 f U22643/ZN (NAND2_X1) 0.03 0.68 r U2819/ZN (NAND2_X1) 0.07 0.79 f U2819/ZN (NAND2_X1) 0.07 0.79 f U2819/ZN (NAND2_X1) 0.06 0.85 f U104040/U2/S (FA_X1) 0.09 0.95 f U104040/U2/S (FA_X1) 0.09 0.95 f U104040/U						
I1/B_SIG_reg[I3]/Q (DFF_X1) 0.10 0.10 r U1680/Z (BUF_X1) 0.07 0.17 r U2405/ZN (NOR2_X1) 0.04 0.20 f U1663/Z (BUF_X1) 0.07 0.27 f U2221/ZN (NAD2_X1) 0.05 0.33 f U2225/ZN (NAD2_X1) 0.04 0.37 r U4033/ZN (NAND2_X1) 0.04 0.44 f U4033/ZN (NAND2_X1) 0.04 0.48 f U4033/ZN (NAND2_X1) 0.04 0.48 f U4033/ZN (NAND2_X1) 0.05 0.65 f U2524/ZN (INV_X1) 0.03 0.68 r U2643/ZN (NAND3_X1) 0.05 0.73 f U2643/ZN (NAND3_X1) 0.05 0.73 f U2819/ZN (XNOR2_X1) 0.07 0.79 f U2820/ZN (XNOR2_X1) 0.07 0.79 f U2820/ZN (XNOR2_X1) 0.06 0.85 f intadd_0/U2/S (FA_X1) 0.09 0.95 f intadd_0/U2/S (FA_X1) 0.01 1.07	* * *		0.00	0.00 r		
U1689/Z (BUF_XI) U24495/ZN (NOR2_XI) U24495/ZN (NOR2_XI) U24245/ZN (NOR2_XI) U2221/ZN (AND2_XI) U2221/ZN (AND2_XI) U2221/ZN (NAND2_XI) U4032/ZN (NAND2_XI) U4032/ZN (NAND2_XI) U4033/ZN (NAND2_XI) U2544/ZN (INV_XI) U2544/ZN (INV_XI) U2544/ZN (INV_XI) U2643/ZN (NAND2_XI) U2643/ZN (NAND3_XI) U2643/ZN (NAND3_XI) U2819/ZN (XNOR2_XI) U2819/ZN (XNOR2_XI) U2819/ZN (XNOR2_XI) U3593/ZN (XNOR2_XI) U3593/ZN (XNOR2_XI) U3593/ZN (NAND2_XI) U3593/ZN (NAND2_X			0.10			
U2495/ZN (NOR2_X1) 0.04 0.20 f U1663/Z (BUF_X1) 0.07 0.27 f U2221/ZN (AND2_X1) 0.05 0.33 f U2225/ZN (NOR2_X1) 0.04 0.37 r U4033/ZN (NAND2_X1) 0.04 0.44 r U4036/ZN (NAND2_X1) 0.04 0.44 r U4037/ZN (OAI21_X1) 0.04 0.48 f U4037/ZN (INV_X1) 0.03 0.65 f U2524/ZN (INV_X1) 0.03 0.68 r U2543/ZN (NAND2_X1) 0.03 0.68 r U2843/ZN (NAND2_X1) 0.07 0.79 f U2819/ZN (XNOR2_X1) 0.07 0.79 f U2819/ZN (XNOR2_X1) 0.06 0.85 f U2820/ZN (XNOR2_X1) 0.06 0.85 f U1830/ZN (NAD2_X1) 0.06 0.85 f U1830/ZN (NAD2_X1) 0.09 d 1.08 f U3595/ZN (NOR2_X1) 0.04 1.12 r U3595/ZN (NOR2_X1) 0.06 1.22 r U3660/ZN (A			0.07	0.17 r		
U2221/ZN (AND2_X1)				0.20 f		
U2225/ZN (NOR2_X1)			0.07	0.27 f		
U2225/ZN (NOR2_X1)	• - •		0.05	0.33 f		
U4036/ZN (NAND2_X1) 0.04 0.44 r U4037/ZN (OA121_X1) 0.04 0.48 f intadd_53/U3/S (FA_X1) 0.15 0.62 r U2524/ZN (INV_X1) 0.03 0.65 f U2643/ZN (NAND2_X1) 0.03 0.68 r U2645/ZN (NAND3_X1) 0.07 0.79 f U2819/ZN (XNOR2_X1) 0.07 0.79 f U2820/ZN (XNOR2_X1) 0.06 0.85 f intadd_0/U3/CO (FA_X1) 0.09 0.95 f intadd_0/U3/CO (FA_X1) 0.09 0.95 f intadd_0/U2/S (FA_X1) 0.04 1.12 r U3593/ZN (NAND2_X1) 0.04 1.12 r U3594/ZN (OA121_X1) 0.03 1.25 f U2154/ZN (OA121_X1) 0.03 1.25 f U2168/ZN (AO121_X1) 0.06 1.31 r U3653/Z (BUF_X1) 0.06 1.31 r U2164/ZN (OA121_X1) 0.06 1.33 r U2164/ZN (AO121_X1) 0.04 1.43 r U2164/ZN (XNOR2_X1) 0.04 1.43 r U2164/ZN (XNOR2_X1) 0.04 1.49 r U27SIG_in_reg[22]/D (DFF_X1) 0.06 1.50 r			0.04	0.37 r		
U4036/ZN (NAND2_X1) 0.04 0.44 r U4037/ZN (OA121_X1) 0.04 0.48 f intadd_53/U3/S (FA_X1) 0.15 0.62 r U2524/ZN (INV_X1) 0.03 0.65 f U2643/ZN (NAND2_X1) 0.03 0.68 r U2645/ZN (NAND3_X1) 0.07 0.79 f U2819/ZN (XNOR2_X1) 0.07 0.79 f U2820/ZN (XNOR2_X1) 0.06 0.85 f intadd_0/U3/CO (FA_X1) 0.09 0.95 f intadd_0/U3/CO (FA_X1) 0.09 0.95 f intadd_0/U2/S (FA_X1) 0.04 1.12 r U3593/ZN (NAND2_X1) 0.04 1.12 r U3594/ZN (OA121_X1) 0.03 1.25 f U2154/ZN (OA121_X1) 0.03 1.25 f U2168/ZN (AO121_X1) 0.06 1.31 r U3653/Z (BUF_X1) 0.06 1.31 r U2164/ZN (OA121_X1) 0.06 1.33 r U2164/ZN (AO121_X1) 0.04 1.43 r U2164/ZN (XNOR2_X1) 0.04 1.43 r U2164/ZN (XNOR2_X1) 0.04 1.49 r U27SIG_in_reg[22]/D (DFF_X1) 0.06 1.50 r	U4032/ZN (NAND2	_X1)	0.03	0.40 f		
U4037/ZN (OAI21_X1) 0.04 0.48 f intadd_53/U3/S (FA_X1) 0.15 0.62 r U2524/ZN (INV_X1) 0.03 0.65 f U2643/ZN (NAND2_X1) 0.03 0.68 r U2645/ZN (NAND3_X1) 0.05 0.73 f U2819/ZN (XNOR2_X1) 0.07 0.79 f U2820/ZN (XNOR2_X1) 0.06 0.85 f intadd_0/U3/CO (FA_X1) 0.09 0.95 f intadd_0/U3/CO (FA_X1) 0.13 1.08 f U3593/ZN (NAND2_X1) 0.04 1.12 r U3593/ZN (NAND2_X1) 0.04 1.12 r U3594/ZN (0AI21_X1) 0.03 1.16 f U3595/ZN (A0121_X1) 0.06 1.31 r U3608/ZN (0AI21_X1) 0.06 1.31 r U3608/ZN (0AI21_X1) 0.06 1.31 r U3653/Z (BUF_X1) 0.06 1.31 r U3653/Z (BUF_X1) 0.04 1.43 r U2154/ZN (A0I21_X1) 0.04 1.43 r U2154/ZN (XNOR2_X1) 0.04 1.43 r U2154/ZN (XNOR2_X1) 0.04 1.49 r U275IG_in_reg[221/C (DFF_X1) 0.01 1.50 r			0.04	0.44 r		
intadd_53/U3/S (FA_X1)			0.04	0.48 f		
U2524/ZN (INV_X1)	•		0.15	0.62 r		
U2643/ZN (NAND2_X1) 0.03 0.68 r U2645/ZN (NAND3_X1) 0.05 0.73 f U2819/ZN (XNOR2_X1) 0.07 0.79 f U2820/ZN (XNOR2_X1) 0.06 0.85 f intadd_0/U3/CO (FA_X1) 0.09 0.95 f intadd_0/U2/S (FA_X1) 0.13 1.08 f U3593/ZN (NAND2_X1) 0.04 1.12 r U3593/ZN (OAI21_X1) 0.03 1.16 f U3595/ZN (A0I21_X1) 0.06 1.22 r U3608/ZN (OAI21_X1) 0.06 1.25 f U3188/ZN (A0I21_X1) 0.06 1.31 r U36653/Z (BUF_X1) 0.04 1.35 r U2164/ZN (OAI21_X1) 0.04 1.43 r U2164/ZN (A0I21_X1) 0.04 1.43 r U2174/ZN (AOI21_X1) 0.06 1.49 r U2175/ZN (AOI21_X1) 0.06 1.49 r U2175/ZN (AOI21_X1) 0.01 1.50 r data arrival time 1.50 clock CLOCK (rise edge) 1.60 1.60 clock uncertainty -0.07 1.53 U2/SIG_in_reg[22]/CK (DFF_X1) 0.00 1.50 data required			0.03	0.65 f		
U2819/ZN (XNOR2_X1) 0.07 0.79 f U2820/ZN (XNOR2_X1) 0.06 0.85 f intadd_0/U3/CO (FA_X1) 0.09 0.95 f intadd_0/U2/S (FA_X1) 0.13 1.08 f U3593/ZN (NAND2_X1) 0.04 1.12 r U3594/ZN (OA121_X1) 0.03 1.16 f U3595/ZN (A0121_X1) 0.06 1.22 r U3608/ZN (OA121_X1) 0.06 1.31 r U2188/ZN (A0121_X1) 0.06 1.31 r U3608/ZN (BUF_X1) 0.04 1.35 r U2164/ZN (OA121_X1) 0.03 1.38 f U2277/ZN (A0121_X1) 0.04 1.43 r U2154/ZN (XNOR2_X1) 0.06 1.49 r U2154/ZN (XNOR2_X1) 0.06 1.50 r data arrival time 1.50 r clock CLOCK (rise edge) 1.60 1.60 r clock network delay (ideal) 0.00 1.53 r 11brary setup time -0.07 1.53 r 11brary setup time -0.03 1.50 r data required time 1.50 r data required time 1.50 r	•	· ·	0.03	0.68 r		
U2819/ZN (XNOR2_X1) 0.07 0.79 f U2820/ZN (XNOR2_X1) 0.06 0.85 f intadd_0/U3/CO (FA_X1) 0.09 0.95 f intadd_0/U2/S (FA_X1) 0.13 1.08 f U3593/ZN (NAND2_X1) 0.04 1.12 r U3594/ZN (OA121_X1) 0.03 1.16 f U3595/ZN (A0121_X1) 0.06 1.22 r U3608/ZN (OA121_X1) 0.06 1.31 r U2188/ZN (A0121_X1) 0.06 1.31 r U3608/ZN (BUF_X1) 0.04 1.35 r U2164/ZN (OA121_X1) 0.03 1.38 f U2277/ZN (A0121_X1) 0.04 1.43 r U2154/ZN (XNOR2_X1) 0.06 1.49 r U2154/ZN (XNOR2_X1) 0.06 1.50 r data arrival time 1.50 r clock CLOCK (rise edge) 1.60 1.60 r clock network delay (ideal) 0.00 1.53 r 11brary setup time -0.07 1.53 r 11brary setup time -0.03 1.50 r data required time 1.50 r data required time 1.50 r	•		0.05	0.73 f		
U2820/ZN (XNOR2_X1) 0.06 0.85 f intadd_0/U3/CO (FA_X1) 0.09 0.95 f intadd_0/U2/S (FA_X1) 0.13 1.08 f U3593/ZN (NAND2_X1) 0.04 1.12 r U3594/ZN (OAI21_X1) 0.03 1.16 f U3595/ZN (A0I21_X1) 0.06 1.22 r U3608/ZN (OAI21_X1) 0.03 1.25 f U2188/ZN (A0I21_X1) 0.06 1.31 r U3653/Z (BUF_X1) 0.04 1.35 r U2164/ZN (OAI21_X1) 0.03 1.38 f U2077/ZN (A0I21_X1) 0.04 1.43 r U2154/ZN (XNOR2_X1) 0.06 1.49 r U2154/ZN (XNOR2_X1) 0.06 1.49 r U215/SIG_in_reg[22]/D (DFF_X1) 0.01 1.50 r data arrival time 1.50 clock CLOCK (rise edge) 1.60 clock uncertainty -0.07 1.53 12/SIG_in_reg[22]/CK (DFF_X1) 0.00 1.53 r library setup time -0.03 1.50 data required time 1.50			0.07	0.79 f		
intadd_0/U3/C0 (FA_X1)			0.06	0.85 f		
intadd_0/U2/S (FA_X1)						
U3594/ZN (OAI21_X1) U3595/ZN (AOI21_X1) U3608/ZN (OAI21_X1) U3608/ZN (AOI21_X1) U3608/ZN (AOI21_X1) U3653/Z (BUF_X1) U3653/Z (BUF_X1) U2164/ZN (OAI21_X1) U2164/ZN (OAI21_X1) U2164/ZN (AOI21_X1) U2164/ZN (AOI21_X1) U2154/ZN (XNOR2_X1) U2154/ZN (XNOR2_X1) U2154/ZN (XNOR2_X1) U2154/ZN (XNOR2_X1) U2154/ZN (XNOR2_X1) U2154/ZN (XNOR2_X1) U366			0.13			
U3595/ZN (A0I21_X1) U3608/ZN (OAI21_X1) U2188/ZN (A0I21_X1) U3653/Z (BUF_X1) U3164/ZN (OAI21_X1) U3164/ZN (OAI21_X1) U3164/ZN (A0I21_X1) U3164/ZN (A0I21_X1) U3164/ZN (A0I21_X1) U3164/ZN (A0I21_X1) U3164/ZN (XNOR2_X1) U3154/ZN (XNOR2_X1) U3155/ZN (XNOR2_X1) U3150/ZN (XN			0.04	1.12 r		
U3608/ZN (OAI21_X1)			0.03	1.16 f		
U2188/ZN (A0I21_X1)			0.06	1.22 r		
U2188/ZN (A0I21_X1)	U3608/ZN (OAI21	_X1)	0.03	1.25 f		
U2164/ZN (OAI21_X1)			0.06	1.31 r		
U2077/ZN (A0I21_X1) 0.04 1.43 r U2154/ZN (XNOR2_X1) 0.06 1.49 r IZ/SIG_in_reg[22]/D (DFF_X1) 0.01 1.50 r data arrival time 1.50 clock CLOCK (rise edge) 1.60 1.60 clock network delay (ideal) 0.00 1.60 clock uncertainty -0.07 1.53 IZ/SIG_in_reg[22]/CK (DFF_X1) 0.00 1.53 r library setup time -0.03 1.50 data required time 1.50 data arrival time 1.50	U3653/Z (BUF_X1)	0.04	1.35 r		
U2154/ZN (XNOR2_X1) 0.06 1.49 r I2/SIG_in_reg[22]/D (DFF_X1) 0.01 1.50 r data arrival time 1.50 clock CLOCK (rise edge) 1.60 1.60 clock network delay (ideal) 0.00 1.60 clock uncertainty -0.07 1.53 I2/SIG_in_reg[22]/CK (DFF_X1) 0.00 1.53 r library setup time -0.03 1.50 data required time 1.50 data required time 1.50 data arrival time -1.50			0.03	1.38 f		
I2/SIG_in_reg[22]/D (DFF_X1) 0.01 1.50 r data arrival time 1.50 clock CLOCK (rise edge) 1.60 1.60 clock network delay (ideal) 0.00 1.60 clock uncertainty -0.07 1.53 I2/SIG_in_reg[22]/CK (DFF_X1) 0.00 1.53 r library setup time -0.03 1.50 data required time 1.50 data required time 1.50 data arrival time -1.50			0.04	1.43 r		
I2/SIG_in_reg[22]/D (DFF_X1) 0.01 1.50 r data arrival time 1.50 clock CLOCK (rise edge) 1.60 1.60 clock network delay (ideal) 0.00 1.60 clock uncertainty -0.07 1.53 I2/SIG_in_reg[22]/CK (DFF_X1) 0.00 1.53 r library setup time -0.03 1.50 data required time 1.50 data required time 1.50 data arrival time -1.50			0.06	1.49 r		
clock CLOCK (rise edge) 1.60 1.60 clock network delay (ideal) 0.00 1.60 clock uncertainty -0.07 1.53 I2/SIG_in_reg[22]/CK (DFF_X1) 0.00 1.53 r library setup time -0.03 1.50 data required time 1.50 data required time 1.50 data arrival time 1.50			0.01	1.50 r		
clock network delay (ideal) 0.00 1.60 clock uncertainty -0.07 1.53 IZ/SIG_in_reg[22]/CK (DFF_X1) 0.00 1.53 r library setup time -0.03 1.50 data required time 1.50 data required time 1.50 data arrival time -1.50	data arrival time			1.50		
clock uncertainty -0.07 1.53 I2/SIG_in_reg[22]/CK (DFF_X1) 0.00 1.53 r library setup time -0.03 1.50 data required time 1.50 data required time 1.50 data arrival time -1.50	· ·	- ·		1.60		
I2/SIG_in_reg[22]/CK (DFF_X1) 0.00 1.53 r library setup time -0.03 1.50 data required time 1.50 data required time 1.50 data arrival time -1.50	clock network d	elay (ideal)	0.00	1.60		
library setup time -0.03 1.50 data required time 1.50 data required time 1.50 data arrival time -1.50	clock uncertainty		-0.07	1.53		
data required time 1.50	I2/SIG_in_reg[22]/CK (DFF_X1)		0.00	1.53 r		
data required time 1.50 data arrival time -1.50	library setup time		-0.03	1.50		
data arrival time -1.50	data required time			1.50		
	· ·					
slack (MET) 0.00						
	slack (MET)			0.00		

```
Number of nets:
                                        4642
Number of cells:
                                        4415
Number of combinational cells:
                                       4130
Number of sequential cells:
                                        283
Number of macros/black boxes:
                                           0
Number of buf/inv:
                                         683
Number of references:
                                          42
Combinational area:
                                4765.389960
Buf/Inv area: 411.768001
Noncombinational area: 1320.689959
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (Wire load has zero net area)
Buf/Inv area:
                                 411.768001
Total cell area:
                                  6086.079919
                           undefined
Total area:
Hierarchical area distribution
                                 Global cell area
                                                       Local cell area
                                                     -----
                                 Absolute Percent Combi- Noncombi- Black-
Hierarchical cell
                                 Total Total national national boxes Design
        6086.0799 100.0 4765.3900 1320.6900 0.0000 FPmul
FPmul
                                                    4765.3900 1320.6900 0.0000
Total
1
```

```
{\bf Listing~D.21:~timing\_MBE\_additional\_reg.rpt}
Information: Updating design information... (UID-85)
**********
Report : timing
      -path full
      -delay max
      -max_paths 1
Design : FPmul
Version: 0-2018.06-SP4
Date : Fri Dec 13 20:11:14 2019
*********
Operating Conditions: typical Library: NangateOpenCellLibrary
Wire Load Model Mode: top
 Startpoint: I1/B_SIG_reg[11]
            (rising edge-triggered flip-flop clocked by CLOCK)
 Endpoint: I2/SIG_in_reg[24]
          (rising edge-triggered flip-flop clocked by CLOCK)
 Path Group: CLOCK
 Path Type: max
 Des/Clust/Port Wire Load Model
                                     Library
  -----
                5K_hvratio_1_1
                                     NangateOpenCellLibrary
 Point
                                     Incr
                                               Path
                         0.00 0.00

0.00 0.00

1) 0.00 0.00

0.11 0.11

0.09 0.20
 clock CLOCK (rise edge)
 clock network delay (ideal)
 I1/B_SIG_reg[11]/CK (DFF_X1)
                                               0.00 r
 I1/B_SIG_reg[11]/Q (DFF_X1)
                                               0.11 r
 U2323/ZN (NAND2_X2)
                                               0.20 f
 U2485/Z (MUX2_X1)
                                     0.09
                                              0.29 f
 U2489/ZN (NAND2_X1)
                                     0.04
                                               0.33 r
                                     0.06
                                              0.39 r
 U2615/ZN (XNOR2_X1)
```

```
U2617/ZN (XNOR2_X1)
                                                                        0.06
                                                                                            0.46 r
                                                                                           0.58 f
   U2641/S (FA_X1)
                                                                       0.13
                                                                      0.11
   U2637/CO (FA_X1)
                                                                                          0.69 f
                                                                       0.03
   U2661/ZN (INV_X1)
                                                                                           0.72 r
   U2662/ZN (OR2_X1)
                                                                       0.03
                                                                                            0.76 r
                                                                      0.03
0.06
   U2663/ZN (NAND2_X1)
                                                                                          0.79 f
   U1738/ZN (OR2_X2)
                                                                                          0.84 f
                                                                      0.03
   U2682/ZN (NAND2_X1)
                                                                                          0.87 r
   U2683/ZN (XNOR2_X1)
                                                                                          0.94 r
                                                                      0.07
   U2777/ZN (XNOR2_X1)
                                                                                          1.00 r
   U2867/ZN (NOR2_X1)
                                                                      0.03
0.04
                                                                                           1.03 f
   U2872/ZN (NOR2 X1)
                                                                                          1.08 r
  U2873/ZN (NAND2_X1) 0.04
U4955/ZN (OAI21_X2) 0.11
U5350/ZN (AOI21_X1) 0.04
U5351/ZN (OAI21_X1) 0.04
U5353/ZN (XNOR2_X1) 0.06
I2/SIG_in_reg[24]/D (DFF_X1) 0.01
data arrival time
                                                                                         1.11 f
                                                                                           1.22 r
                                                                                         1.26 f
                                                                                           1.30 r
                                                                                        1.36 r
                                                                                           1.36 r
                                                                                           1.36

        clock CLOCK (rise edge)
        0.70
        0.70

        clock network delay (ideal)
        0.00
        0.70

        clock uncertainty
        -0.07
        0.63

        Iz/SIG_in_reg[24]/CK (DFF_X1)
        0.00
        0.63

        library setup time data required time
        -0.03
        0.60

                                                                                            0.63 r
   data required time
   data arrival time
                                                                                         -1.36
   slack (VIOLATED)
1
```

```
Listing D.22: area_MBE_additional_reg_retiming.rpt
**********
Report : area
Design : FPmul
Version: 0-2018.06-SP4
Date : Fri Dec 13 20:12:01 2019
*********
Library(s) Used:
    NangateOpenCellLibrary (File: /software/dk/nangate45/synopsys/
         → NangateOpenCellLibrary_typical_ecsm_nowlm.db)
Number of ports:
Number of nets:
                                          4907
Number of cells:
                                          4615
Number of combinational cells:
                                         4018
597
Number of sequential cells:
Number of macros/black boxes:
                                             0
Number of buf/inv:
                                           535
Number of references:
Combinational area: 4666.969957
Buf/Inv area: 305.368001
Noncombinational area: 2703.889903
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (Wire load has zero net area)
Total cell area:
                                   7370.859860
Total area:
                           undefined
Hierarchical area distribution
```

```
Global cell area Local cell area

Hierarchical cell Absolute Percent Combi- Noncombi- Black-
Total Total national boxes Design

FPmul 7370.8599 100.0 4666.9700 2703.8899 0.0000 FPmul

Total 4666.9700 2703.8899 0.0000
```

```
Listing D.23: timing_MBE_additional_reg_retiming.rpt
Information: Updating design information... (UID-85)
**********
Report : timing
        -path full
        -delay max
         -max_paths 1
Design : FPmul
Version: 0-2018.06-SP4
Date : Fri Dec 13 20:12:01 2019
Operating Conditions: typical Library: NangateOpenCellLibrary
Wire Load Model Mode: top
  Startpoint: CLOCK_r_REG589_S1
                 (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: CLOCK_r_REG422_S2
             (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max
                                                   Library
  Des/Clust/Port Wire Load Model
  FPmul 5K_hvratio_1_1
                                                 NangateOpenCellLibrary
  Point
                                                   Incr

      clock
      CLOCK (rise edge)
      0.00
      0.00

      clock
      network
      delay (ideal)
      0.00
      0.00

      CLOCK_r_REG589_S1/CK (DFF_X1)
      0.00
      0.00 r
      0.10 r

      CLOCK_r_REG589_S1/Q (DFF_X1)
      0.10
      0.10 r
      0.10 r

      U2125/ZN (AND2_X1)
      0.07
      0.16 r

      U2953/7N (NAND2_X1)

                                                 0.06
0.07
0.08
  U2953/ZN (NAND2_X1)
                                                                0.23 f
  U3514/Z (BUF_X1)
                                                                0.30 f
  U3652/Z (MUX2_X1)
                                                                0.37 f
                                                  0.03
0.03
  U3653/ZN (NAND2_X1)
                                                                0.40 r
  U3654/ZN (NOR2_X1)
                                                                0.43 f
  U3726/S (FA_X1)
                                                  0.14
0.02
                                                                0.56 r
  U3727/ZN (INV_X1)
                                                                0.58 f
  CLOCK_r_REG422_S2/D (DFF_X1) 0.01
                                                                0.59 f
  data arrival time
                                                                 0.59
  clock CLOCK (rise edge)
                                                 0.70
                                                                0.70
  clock CLOCK (rise edge)
clock network delay (ideal)
clock uncertainty
                                                 0.00
                                                                0.70
                                                 -0.07
0.00
                                                                0.63
  CLOCK_r_REG422_S2/CK (DFF_X1)
                                                                0.63 r
  library setup time
                                                 -0.04
                                                                0.59
                                                                 0.59
  data required \boldsymbol{time}
                       data required time
  data arrival time
                                                                -0.59
  slack (MET)
                                                                0.00
```