DDCO Mini Project ISA Submission

Project Title: 4-bit Up Counter, Down Counter


Section: E

Batch Details


Student Name	SRN
Nemalli Vishnu Vardhan Reddy	PES1UG19CS295
Nerella Venkata Tarunika	PES1UG19CS296
Nihal Ramaswamy	PES1UG19CS297
Nihal Shetty	PES1UG19CS298

Circuit Diagram:

1. Up Counter



2. Down Counter



```
Implementation (Code):
//Implementation file
module and 2 (input wire input wire0, input wire1, output wire output wire);
      assign output wire = input wire0 & input wire1;
endmodule
module or2 (input wire input wire0, input wire1, output wire output wire);
      assign output wire = input wire0 | input wire1;
endmodule
//This is the module for the T flip flop
module toggle flip flop (input wire clock signal, reset wire, toggle wire, output
data wire);
      reg data wire;
      always @ (posedge clock signal)
      begin
      if(reset wire)
            data wire=4'b0000;
      else
```

if(toggle wire) data wire=~data wire;

else data wire=data wire;

```
endmodule
//This module is for the down counter
module down counter (input wire clock signal, reset signal, output
wire[3:0]q);
      wire [5:0]a;
      wire [2:0]or out;
      toggle_flip_flop t1 ( clock_signal, reset_signal, 1'b1, q[0]);
      and2 and2 1 (q[0], 1'b0, a[0]);
      and2 and2_2 (~q[0], 1'b1, a[1]);
      or 2 or 2 1 (a[0], a[1], or out [0]);
      toggle flip flop t2 (clock signal, reset signal, or out[0], q[1]);
      and2 and2 3 (q[1], a[0], a[2]);
      and2 and2_4 (~q[1], a[1], a[3]);
      or2 or2_2 (a[2], a[3], or_out[1]);
      toggle flip flop t3 (clock signal, reset signal, or out[1], q[2]);
      and2 and2 5 (q[2], a[2], a[4]);
```

and2 and2 6 (~q[2], a[3], a[5]);

or2 or2 3 (a[4], a[5], or out[2]);

```
toggle_flip_flop t4 ( clock_signal, reset_signal, or_out[2], q[3]);
```

endmodule

```
//This module is for the up counter
module up counter (input wire clock signal, reset signal, output wire[3:0]q);
      wire [5:0]a;
      wire [2:0]or out;
      toggle flip flop t1 (clock signal, reset signal, 1'b1, q[0]);
      and2 and2 1 (q[0], 1'b1, a[0]);
      and 2 and 2 (\simq[0], 1'b0, a[1]);
      or 2 or 2 1 (a[0], a[1], or out [0]);
      toggle flip flop t2 (clock signal, reset signal, or out[0], q[1]);
      and2 and2_3 (q[1], a[0], a[2]);
      and 2 and 2 4 (\sim q[1], a[1], a[3]);
      or 2 or 2 (a[2], a[3], or out[1]);
      toggle flip flop t3 (clock signal, reset signal, or out[1], q[2]);
      and2 and2 5 (q[2], a[2], a[4]);
      and2 and2 6 (~q[2], a[3], a[5]);
      or2 or2 3 (a[4], a[5], or out[2]);
```

```
toggle flip flop t4 (clock signal, reset signal, or out[2], q[3]);
endmodule
//Testbench
module counter_tb();
reg clock,reset;
wire [3:0]q_up,q_down;
//This calls up counter
up_counter uc(clock,reset,q_up);
//This calls down counter
down_counter dc(clock,reset,q_down);
initial begin
      $dumpfile("counter4_tb.vcd");
      $dumpvars(0,counter_tb);
end
initial
begin
clock=0; repeat(70) #10 clock=~clock;
end
```

```
//This is where the reset wire becomes 1 and 0 accordingly initial begin reset=1'b1; #30 reset=1'b0; #160 reset=1'b1; #20 reset=1'b0; end endmodule //Link to project: https://github.com/nihal-ramaswamy/DDCO-project
```

Output:

