Im2col implemented in FPGA (VHDL) using Altera Quartus II. This code is implementing the im2col algorithm as provided in the commit #03a84bf464dd47bcec9ac943f0229a758c627f05 from the caffe (https://github.com/BVLC/caffe/blob/master/src/caffe/util/im2col.cpp). The ip is named as caffe_accelerator which is located in the ip folder. This project creates the Qsys environment which integrates the mentioned ip to the hps subsystem in the DE1-SoC.
-
Notifications
You must be signed in to change notification settings - Fork 11
Image to column FPGA implementation (im2col by caffe)
License
norxander/DE1-SoC-HPSFPGA
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
Image to column FPGA implementation (im2col by caffe)
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published