Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Expose record-to-sulv and sulv-to-record functions in the vhdl generated package #36

Merged
merged 3 commits into from
Nov 20, 2022

Conversation

brucebenedictus
Copy link
Contributor

For my project I need to use the sulv<->record functions outside of the generated package.
Made this a configuration. To stay compatible I needed to pass the configuration to the generator functions. If this "VhdlPublicConvFunct" configuration is made it will print the function declarations in the VHDL package.

Bruce Benedictus and others added 3 commits November 17, 2022 09:33
…functions in the VHDL generated code

Signed-off-by: Bruce Benedictus <bb@oip.be>
Signed-off-by: Bruce Benedictus <bb@oip.be>
doc: the latest ipxact2c was missing in the header
@brucebenedictus
Copy link
Contributor Author

I would like these conversion functions so the register description can be used by the VHDL testbench. It would be nice to have this feature or some feedback on how this feature could be added.

@oddball
Copy link
Owner

oddball commented Nov 20, 2022

LGTM

@oddball oddball merged commit 3d04f84 into oddball:master Nov 20, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants