Preliminary CMOS SDRAM

KM416S4030C

Revision History

Revision 1 (May 1998)

- ICC2N value (10mA) is changed to 12mA.

Revision .2 (June 1998)

- tSH (-10 binning) is revised.



1M x 16Bit x 4 Banks Synchronous DRAM

FEATURES


- JEDEC standard 3.3V power supply
- · LVTTL compatible with multiplexed address
- · Four banks operation
- · MRS cycle with address key programs
 - -. CAS latency (2 & 3)
 - -. Burst length (1, 2, 4, 8 & Full page)
 - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst read single-bit write operation
- · DQM for masking
- · Auto & self refresh
- 64ms refresh period (4K cycle)

GENERAL DESCRIPTION

The KM416S4030C is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits, fabricated with SAMSUNG 's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
KM416S4030CT-G/F7	143MHz		
KM416S4030CT-G/F8	125MHz		E 4
KM416S4030CT-G/FH	100MHz	LVTTL	54 TSOP(II)
KM416S4030CT-G/FL	100MHz		(,
KM416S4030CT-G/F10	100MHz		



* Samsung Electronics reserves the right to change products or specification without notice.



PIN CONFIGURATION (Top view)

			-
VDD DQ0 VDDQ DQ1 DQ2 VSSQ DQ3 DQ4 VDDQ DQ5 DQ6 VSSQ DQ7 VDD LDQM WE CAS RAS CS RAS BA0 BA1 A10/AP	0 1 2 3 4 4 5 5 6 6 7 8 9 10 11 11 12 13 14 15 16 17 18 19 19 19 19 20 21 22 22 23 23 24 24 25 26 27 27 27 27 27 27 27 27 27 27 27 27 27	47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 33	VSS DQ15 VSSQ DQ14 DQ13 VDDQ DQ12 DQ11 VSSQ DQ10 DQ9 VDDQ VDDQ VDDQ UDQM CLK CKE N.C A11 A9 A8 A7
BA1 A10/AP	21 22	34 33	□ A9 □ A8
* 55	7-'	20	Γ

54Pin TSOP (II) (400mil x 875mil) (0.8 mm Pin pitch)

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and L(U)DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row/column addresses are multiplexed on the same pins. Row address: RA 0 ~ RA11, Column address: CA 0 ~ CA7
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
L(U)DQM	Data input/output mask	Makes data output Hi-Z, t SHz after the clock and masks the output. Blocks data input when L(U)DQM active.
DQ0 ~ 15	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.

KM416S4030C

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on V DD supply relative to Vss	VDD, VDDQ	-1.0 ~ 4.6	V
Storage temperature	Tstg	-55 ~ + 150	°C
Power dissipation	Po	1	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to V SS = 0V, TA = 0 to $70 \,^{\circ}C$)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	VDD, VDDQ	3.0	3.3	3.6	V	
Input logic high voltage	VIH	2.0	3.0	VDDQ+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Vон	2.4	-	-	V	IOH = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current (Inputs)	lıL	-1	-	1	uA	3
Input leakage current (I/O pins)	lıL	-1.5	-	1.5	uA	3,4

Notes : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is ≤ 3 ns.

- 2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.
- 3. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

4. Dout is disabled, $0V \le VOUT \le VDDQ$.

CAPACITANCE (VDD = 3.3V, TA = $23^{\circ}C$, f = 1MHz, V REF = $1.4V \pm 200$ mV)

Pin	Symbol	Min	Max	Unit
Clock	Cclk	2.5	4.0	pF
RAS, CAS, WE, CS, CKE, L(U)DQM	CIN	2.5	5.0	pF
Address	CADD	2.5	5.0	pF
DQ0 ~ DQ15	Соит	4.0	6.5	pF



KM416S4030C

DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, T $\,$ A = 0 to 70 $^{\circ}$ C)

Parameter	Symbol	Test Condition	CAS		٧	ersion	า		Unit	Note
Parameter	Symbol	rest Condition	Latency	-7	-8	-H	-L	-10	Onic	Note
Operating current (One bank active)	ICC1	Burst length = 1 tRC ≥ tRC(min) IoL = 0 mA		75	75	70	70	65	mA	1
Precharge standby current in	ICC2P	CKE ≤ VIL(max), t CC = 15ns				1			mA	
power-down mode	ICC2PS	CKE & CLK ≤ VIL(max), tcc = ∞				1			ША	
Precharge standby current in	ICC2N	CKE \geq VIH(min), $\overline{\text{CS}} \geq$ VIH(min), tcc = Input signals are changed one time du				12			A	
non power-down mode					6				mA	
Active standby current in	Icc3P	CKE ≤ VIL(max), t CC = 15ns		2				mA		
power-down mode	Icc3PS	CKE & CLK ≤ VIL(max), tcc = ∞		2						
Active standby current in	ICC3N	CKE \geq VIH(min), $\overline{\text{CS}} \geq$ VIH(min), tcc = Input signals are changed one time du				20			mA	
non power-down mode (One bank active)	ICC3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc Input signals are stable	; = ∞	10					mA	
Operating current	ICC4	IoL = 0 mA Page burst	3	130	115	90	90	90	mA.	1
(Burst mode)		2Banks activated tccb = 2CLKs	2	90	90	90	85	85	IIIA	'
Refresh current	ICC5	trc ≥ trc(min)				125 110				2
Self refresh current	Icc6	CKE < 0.2V		1				mA	3	
Och foliesh culterit	1000	OIL 20.2V				450			uA	4


Notes: 1. Measured with outputs open.

- 2. Refresh period is 64ms.
- 3. KM416S4030CT-G**
- 4. KM416S4030CT-F**



AC OPERATING TEST CONDITIONS (VDD = $3.3V \pm 0.3V$, TA = $0 \text{ to } 70 \,^{\circ}\text{C}$)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol			Version			Unit	Note
Parameter	i didiletei		-7 -8 -H -L -		-10	Onn	Note		
Row active to row active delay		trrd (min)	14	16	20	20	20	ns	1
RAS to CAS delay		tRCD (min)	20	20	20	20	24	ns	1
Row precharge time		trp(min)	20	20	20	20	24	ns	1
Bounding from		tras(min)	48	48	50	50	50	ns	1
Now active time	Row active time				us				
Row cycle time		trc(min)	68	68	70	70	80	ns	1
Last data in to row precharge		tRDL(min)	7	8	10	10	12	ns	2
Last data in to new col. addres	s Delay	tcdl(min)			1			CLK	2
Last data in to burst stop		tBDL(min)			1			CLK	2
Col. address to col. address delay		tccd(min)			1			CLK	3
Number of valid output data CAS late		ncy=3			2			-00	4
Number of valid output data	CAS late	ncy=2			1			ea	4

Notes: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.



KM416S4030C

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Para	meter	Symbol	-	7	-	8	-	Н	-	L	-1	0	Unit	Note
Faia	meter	Symbol	Min	Max	Min	Max	Min	Max	Min	Min Max		Max	Onne	Note
CLK cycle time	CAS latency=3	tcc	7	1000	8	1000	10	1000	10	1000	10	1000	ns	1
CLK cycle time	CAS latency=2	icc	10	1000	10	1000	10	1000	12	1000	13	1000	115	ļ
CLK to valid	CAS latency=3	tsac		6		6		6		6		7	ns	1,2
output delay	CAS latency=2	ISAC		6		6		6		7		7	115	1,2
Output data	CAS latency=3	tou	3		3		3		3		3		ns	2
hold time	CAS latency=2	toh	3		3		3		3		3		115	2
CLK high pulse w	ridth	tch	3		3		3		3		3.5		ns	3
CLK low pulse wi	dth	tCL	3		3		3		3		3.5		ns	3
Input setup time		tss	2		2		2		2		2.5		ns	3
Input hold time		tsH	1		1		1		1		1		ns	3
CLK to output in I	_ow-Z	tsLz	1		1		1		1		1		ns	2
CLK to output	CAS latency=3	teu7		6		6		6		6		7	ns	
in Hi-Z	CAS latency=2	tshz		6		6		6		7		7	110	

Notes: 1. Parameters depend on programmed CAS latency.

- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

Parameter	Symbol	Condition	Min	Тур	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	2.0	2.9	5.0	Volts/ns	1,2

Notes: 1. Rise time specification based on 0pF + 50 $\,$ $\,$ Ω to Vss, use these values to design to.

- 2. Fall time specification based on 0pF + 50 Ω to VDD, use these values to design to.
- 3. Measured into 50pF only, use these values to characterize to.
- 4. All measurements done with respect to V ss.



IBIS SPECIFICATION

Іон Characteristics (Pull-up)

		- 1- /	
Voltage	100MHz	100MHz	66MHz
voltage	Min	Max	Min
(V)	I (mA)	I (mA)	I (mA)
3.45		-2.4	
3.3		-27.3	
3.0	0.0	-74.1	-0.7
2.6	-21.1	-129.2	-7.5
2.4	-34.1	-153.3	-13.3
2.0	-58.7	-197.0	-27.5
1.8	-67.3	-226.2	-35.5
1.65	-73.0	-248.0	-41.1
1.5	-77.9	-269.7	-47.9
1.4	-80.8	-284.3	-52.4
1.0	-88.6	-344.5	-72.5
0.0	-93.0	-502.4	-93.0


66MHz and 100MHz Pull-up 3.5 0 0.5 1.5 2.5 0 -100 -200 돌 -300 -400 -500 -600 Voltage Iон Min (100MHz) — Іон Min (66MHz)

Io∟ Characteristics (Pull-down)

Voltage	100MHz	100MHz	66MHz
Voltage	Min	Max	Min
(V)	I (mA)	I (mA)	I (mA)
0.0	0.0	0.0	0.0
0.4	27.5	70.2	17.7
0.65	41.8	107.5	26.9
0.85	51.6	133.8	33.3
1.0	58.0	151.2	37.6
1.4	70.7	187.7	46.6
1.5	72.9	194.4	48.0
1.65	75.4	202.5	49.5
1.8	77.0	208.6	50.7
1.95	77.6	212.0	51.5
3.0	80.3	219.6	54.2
3.45	81.4	222.6	54.9

66MHz and 100MHz Pull-down

Iон Max (66 and 100MHz)






VDD Clamp @ CLK, CKE, CS, DQM & DQ

I (mA)
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.23
1.34
3.02
5.06
7.35
9.83
12.48
15.30
18.31


Minimum VDD clamp current (Referenced to VDD)



Vss Clamp @ CLK, CKE, $\overline{\text{CS}}$, DQM & DQ

	, , ,
Vss (V)	I (mA)
-2.6	-57.23
-2.4	-45.77
-2.2	-38.26
-2.0	-31.22
-1.8	-24.58
-1.6	-18.37
-1.4	-12.56
-1.2	-7.57
-1.0	-3.37
-0.9	-1.75
-0.8	-0.58
-0.7	-0.05
-0.6	0.0
-0.4	0.0
-0.2	0.0
0.0	0.0

Minimum Vss clamp current



Voltage

— I (mA)

FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE

KM416S4030CT-7 (Unit: Number of clock)

Frequency	CAS	trc	tras	trp	trrd	trcd	tccd	tCDL	trdl
Frequency	Latency	68ns	48ns	20ns	14ns	20ns	7ns	7ns	7ns
143MHz (7.0ns)	3	10	7	3	2	3	1	1	1
125MHz (8.0ns)	3	9	6	3	2	3	1	1	1
100MHz (10.0ns)	2	7	5	2	2	2	1	1	1
83MHz (12.0ns)	2	6	4	2	2	2	1	1	1
75MHz (13.0ns)	2	6	4	2	2	2	1	1	1
66MHz (15.0ns)	2	5	4	2	1	2	1	1	1

KM416S4030CT-8 (Unit: Number of clock)

Frequency	CAS	trc	tras	trp	trrd	tRCD	tccd	tCDL	trdl
	Latency	68ns	68ns 48ns		16ns	20ns	8ns	8ns	8ns
125MHz (8.0ns)	3	9	6	3	2	3	1	1	1
100MHz (10.0ns)	2	7	5	2	2	2	1	1	1
83MHz (12.0ns)	2	6	4	2	2	2	1	1	1
75MHz (13.0ns)	2	6	4	2	2	2	1	1	1
66MHz (15.0ns)	2	5	4	2	2	2	1	1	1

KM416S4030CT-H (Unit: Number of clock)

Frequency	CAS	tRC	tras	trp	trrd	trcd	tCCD	tCDL	trdl
	Latency	70ns	50ns	20ns	20ns	20ns	10ns	10ns	10ns
100MHz (10.0ns)	2	7	5	2	2	2	1	1	1
83MHz (12.0ns)	2	6	5	2	2	2	1	1	1
75MHz (13.0ns)	2	6	4	2	2	2	1	1	1
66MHz (15.0ns)	2	5	4	2	2	2	1	1	1
60MHz (16.7ns)	2	5	3	2	2	2	1	1	1

KM416S4030CT-L (Unit: Number of clock)

Frequency	CAS	trc	tras	tRP	trrd	trcd	tccd	tCDL	trdl
	Latency	70ns 50ns		20ns	20ns	20ns	10ns	10ns	10ns
100MHz (10.0ns)	3	7	5	2	2	2	1	1	1
83MHz (12.0ns)	2	6	5	2	2	2	1	1	1
75MHz (13.0ns)	2	6	4	2	2	2	1	1	1
66MHz (15.0ns)	2	5	4	2	2	2	1	1	1
60MHz (16.7ns)	2	5	3	2	2	2	1	1	1

KM416S4030CT-10 (Unit: Number of clock)

Frequency	CAS	trc	tras	trp	trrd	tRCD	tccd	tCDL	trdl
	Latency	80ns 50ns		24ns	20ns	24ns	10ns	10ns	12ns
100MHz (10.0ns)	3	8	5	3	2	3	1	1	2
83MHz (12.0ns)	3	7	5	2	2	2	1	1	1
75MHz (13.0ns)	2	7	4	2	2	2	1	1	1
66MHz (15.0ns)	2	6	4	2	2	2	1	1	1
60MHz (16.7ns)	2	5	3	2	2	2	1	1	1



SIMPLIFIED TRUTH TABLE

Command		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA 0,1	A10/AP	A11, A9 ~ A0	Note			
Register	Mode regist	ter set	Н	Х	L	L	L	L	Х		OP cod	е	1,2		
	Auto refresh	Auto refresh		Auto refresh		Н	L	L	L	Н	Х		Х		3
Refresh		Entry	Η	L	_	_	_	11	^		^		3		
Reflesii	Self refresh	Exit	L	Н	L	Н	Н	Н	Х		Х		3		
		LXII	_	""	Н	Х	Х	Х	^		^		3		
Bank active & row	addr.		Н	Х	L	L	Н	Н	Х	V	Row a	address			
Read &	Auto precha	arge disable	Н	Х	L	Н	L	Н	Х	V	L	Column address	4		
column address	Auto precha	arge enable	П	^	_		_		^	v v	Н	(A ₀ ~ A ₇)	4,5		
Write &	Auto precha	arge disable	Н	Х	L	Н	L	L	Х	V	L	Column	4		
column address	Auto precha	arge enable	11	^	_	''	_	_	^	, v	Н	(A ₀ ~ A ₇)	4,5		
Burst stop			Н	Х	L	Н	Н	L	Х		Х		6		
Precharge	Bank select	ion	- H	Х	L	L	Н	L	Х	V	L	v			
Frecharge	All banks		"	^	_	_	''	_	^	Х	Н	^			
		Entry	Н	L	Н	Х	Х	Х	x		X				
Clock suspend or active power down		Litty		_	L	V	V	V	^						
·		Exit	L	Н	Х	Х	Х	Х	Х			address (A ₀ ~ A ₇)			
		Entry	Н	L	Н	Х	Х	Х	Х						
Precharge power of	down mode	Litty		_	L	Н	Н	Н	^		~				
Treenarge power (down mode	Exit	L	Н	Н	Х	Х	Х	Х		^				
		LXII	_	''	L	V	V	V	^						
DQM			Н			Х			V		Х		7		
No operation com	mand		Н	Х	Н	Х	Х	Х	Х		Х				
140 operation com	nanu		11	^	L	Н	Н	Н	^		Χ				

(V=Valid, X=Don 't care, H=Logic high, L=Logic low)

Notes: 1. OP Code: Operand code

A0 ~ A11 & BA0 ~ BA1 : Program keys. (@ MRS)

- 2. MRS can be issued only at all banks precharge state.
 - A new command can be issued after 2 CLK cycles of MRS.
- 3. Auto refresh functions are as same as CBR refresh of DRAM.
 - The automatical precharge without row precharge command is meant by "Auto".
 - Auto/self refresh can be issued only at all banks precharge state.
- 4. BA₀ ~ BA₁ : Bank select addresses.
 - If both BA o and BA 1 are "Low" at read, write, row active and precharge, bank A is selected.
 - If both BA o is "Low" and BA 1 is "High" at read, write, row active and precharge, bank B is selected.
 - If both BA 0 is "High" and BA 1 is "Low" at read, write, row active and precharge, bank C is selected.
 - If both BA o and BA 1 are "High" at read, write, row active and precharge, bank D is selected. If A 10/AP is "High" at row precharge, BA o and BA 1 is ignored and all banks are selected.
- $\hbox{5. During burst read or write with auto precharge, new read/write command can not be issued.}\\$
 - Another bank read/write command can be issued after the end of burst.

 New row active of the associated bank can be issued at t RP after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

