Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
PM (Cronus): Add processor id for errors from p9_activate_stop15_cores
- reformatted error output for readability - removed FAPI_ASSERT FFDC as these are not useful in Cronus; moved the FFDC to printfs before the ASSERT - Added isHalted() to ppe_utils - added SSH and better SGPE oriented register FFDC - removed extra setBit to core_sb buffer Change-Id: Ie23f294b843b15a78b8d3ee036310631c0595904 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44758 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Dev-Ready: Gregory S. Still <stillgs@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Juan R. Medina <jrmedina@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45304 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
- Loading branch information